Asynchronous Comparison-Based Decoders for Delay-Insensitive Codes

A comparison-based decoder detects the arrival of a code word by comparing the received checkbits with the checkbits computed using the received data. Implementation issues underlying comparison-based decoders for systematic delay-insensitive (DI) or unordered codes is the subject of this paper. We show that if the decoder is to be implemented using asynchronous logic, i.e., if the gate and wire delays are arbitrary (unbounded but finite), then it is impossible to design a comparison-based decoder for any code that is more efficient than a dual-rail code. In other words, the encoded word must contain at least twice as many bits as the data. In addition, the codes should satisfy two other properties, called the initial condition and the all-zero lower triangle (AZLT) property, for the realization of a delay-insensitive comparison-based decoder. The paper shows that comparison-based decoders for codes that have the requisite level of redundancy and that satisfy the two properties can be implemented using asynchronous logic.

[1]  Mario Blaum,et al.  Codes for detecting and correcting unidirectional errors , 1993 .

[2]  Jehoshua Bruck,et al.  Unordered error-correcting codes and their applications , 1992, [1992] Digest of Papers. FTCS-22: The Twenty-Second International Symposium on Fault-Tolerant Computing.

[3]  Victor I. Varshavsky,et al.  Self-Timed Control of Concurrent Processes , 1989 .

[4]  Stanislaw J. Piestrak.  Membership test logic for delay-insensitive codes , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[5]  M. Blaum,et al.  Coding for skew-tolerant parallel asynchronous communications , 1993, IEEE Trans. Inf. Theory.

[6]  Stephen H. Unger,et al.  Asynchronous sequential switching circuits , 1969 .

[7]  Steve Furber.  Computing without Clocks: Micropipelining the ARM Processor , 1995 .

[8]  Bella Bose,et al.  Theory of Unidirectional Error Correcting/Detecting Codes , 1978, IEEE Transactions on Computers.

[9]  Jay M. Berger.  A Note on Error Detection Codes for Asymmetric Channels , 1961, Inf. Control..

[10]  Marly Roncken,et al.  Asynchronous circuits for low power: a DCC error corrector , 1994, IEEE Design & Test of Computers.

[11]  Lynn Conway,et al.  Introduction to VLSI systems , 1978 .

[12]  Jehoshua Bruck,et al.  Delay-Insensitive Pipelined Communicatioon on Parallel Buses , 1995, IEEE Trans. Computers.

[13]  Edward B. Eichelberger,et al.  Hazard Detection in Combinational and Sequential Switching Circuits , 1965, IBM J. Res. Dev..

[14]  Bella Bose.  On Unordered Codes , 1991, IEEE Trans. Computers.

[15]  Edward A. Feigenbaum,et al.  Switching and Finite Automata Theory: Computer Science Series , 1990 .

[16]  Nitin H. Vaidya,et al.  Limitations of VLSI implementation of delay-insensitive codes , 1996, Proceedings of Annual Symposium on Fault Tolerant Computing.

[17]  Bella Bose,et al.  Balanced codes for noise reduction in VLSI systems , 1994, Proceedings of IEEE 24th International Symposium on Fault- Tolerant Computing.

[18]  Alain J. Martin.  The limitations to delay-insensitivity in asynchronous circuits , 1990 .

[19]  Takashi Nanya,et al.  TITAC: design of a quasi-delay-insensitive microprocessor , 1994, IEEE Design & Test of Computers.