Adaptive Transmit-Side Equalization for Serial Electrical Interconnects at 100 Gb/s Using Duobinary

The ever-increasing demand for more efficient data communication calls for new, advanced techniques for high speed serial communication. Although newly developed systems are setting records, off-line determination of the optimal equalizer settings is often needed. Well-known adaptive algorithms are mainly applied for receive-side equalization. However, transmit-side equalization is desirable for its reduced linearity requirements. In this paper, an adaptive sign–sign least mean square equalizer algorithm is developed applicable for an analog transmit-side feed-forward equalizer (FFE) capable of transforming non-return-to-zero modulation to duobinary (DB) modulation at the output of the channel. In addition to the derivation of the update strategy, extra algorithms are developed to cope with the difficult transmit–receive synchronization. Using an analog six tap bit-spaced equalizer, the algorithm is capable of optimizing DB communication of 100Gb/s over 1.5-m Twin-Ax cable. Both simulations and experimental results are presented to prove the capabilities of the algorithm demonstrating automated determination of FFE parameters, such that error-free communication is obtained (BER $<10^{-13}$ using PRBS9).

[1]  Nathan J. Gomes,et al.  Predistortion of Radio Over Fiber Links: Algorithms, Implementation, and Measurements , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  R. Schatz,et al.  Real-Time 100 Gb/s Transmission Using Three-Level Electrical Duobinary Modulation for Short-Reach Optical Interconnects , 2017, Journal of Lightwave Technology.

[3]  Ernst Zielinski,et al.  Comparison between different adaptive pre-equalization approaches for wireless LAN , 2002, The 13th IEEE International Symposium on Personal, Indoor and Mobile Radio Communications.

[4]  Takamiya Makoto,et al.  12Gb/s duobinary signaling with x2 oversampled edge equalization , 2005 .

[5]  Ulrich Langmann,et al.  A 10-Gb/s CMOS Serial-Link Receiver using Eye-Opening Monitoring for Adaptive Equalization and for Clock and Data Recovery , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[6]  Moctar Mossi Idrissa,et al.  An assessment of linear adaptive filter performance with nonlinear distortions , 2010, 2010 IEEE International Conference on Acoustics, Speech and Signal Processing.

[7]  Dong-Jo Park,et al.  Convergence analysis of sign-sign LMS algorithm for adaptive filters with correlated Gaussian data , 1995, 1995 International Conference on Acoustics, Speech, and Signal Processing.

[8]  M. Takamiya,et al.  12Gb/s duobinary signaling with /spl times/2 oversampled edge equalization , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[9]  A. Rylyakov,et al.  A 10-Gb/s two-dimensional eye-opening monitor in 0.13-/spl mu/m standard CMOS , 2005, IEEE Journal of Solid-State Circuits.

[10]  S. Qureshi,et al.  Adaptive equalization , 1982, Proceedings of the IEEE.

[11]  Timothy De Keulenaer,et al.  100 Gb/s Serial Transmission over Copper using Duo-binary Signaling , 2016 .

[12]  C. Rohrs,et al.  A stability problem in sign-sign adaptive algorithms , 1986, ICASSP '86. IEEE International Conference on Acoustics, Speech, and Signal Processing.

[13]  Hyeon-Min Bae,et al.  A 28-Gb/s Receiver With Self-contained Adaptive Equalization and Sampling Point Control Using Stochastic Sigma-Tracking Eye-Opening Monitor , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  A. Adamiecki,et al.  High-speed electrical backplane transmission using duobinary signaling , 2005, IEEE Transactions on Microwave Theory and Techniques.

[15]  I-Ting Lee,et al.  A 20Gb/s adaptive duobinary transceiver , 2012, 2012 IEEE Asian Solid State Circuits Conference (A-SSCC).

[16]  Matteo Bassi,et al.  Analysis and Design of a Power-Scalable Continuous-Time FIR Equalizer for 10 Gb/s to 25 Gb/s Multi-Mode Fiber EDC in 28 nm LP CMOS , 2014, IEEE Journal of Solid-State Circuits.

[17]  K. H. Mueller,et al.  Cyclic equalization — a new rapidly converging equalization technique for synchronous data communication , 1975, The Bell System Technical Journal.

[18]  Garima Malik,et al.  Adaptive Equalization Algorithms: An Overview , 2011 .

[19]  Adam Lender,et al.  The duobinary technique for high-speed data transmission , 1963, Transactions of the American Institute of Electrical Engineers, Part I: Communication and Electronics.

[20]  Peter Kabal,et al.  Partial-Response Signaling , 1975, IEEE Trans. Commun..

[21]  Ling Chen,et al.  Adaptive Equalizer Training for High-Speed Low-Power Communication Systems , 2013, 2013 Euromicro Conference on Digital System Design.

[22]  A. Adamiecki,et al.  10-Gb/s electrical backplane transmission using duobinary signaling , 2004, 2004 IEEE MTT-S International Microwave Symposium Digest (IEEE Cat. No.04CH37535).

[23]  Xin Yin,et al.  84 Gbit/s SiGe BiCMOS duobinary serial data link including Serialiser/Deserialiser (SERDES) and 5-tap FFE , 2015 .

[24]  Timothy De Keulenaer,et al.  56+ Gb/s serial transmission using duo-binary signaling , 2015 .

[25]  Guy Torfs,et al.  A Wide-Band, 5-Tap Transversal Filter With Improved Testability for Equalization up to 84 Gb/s , 2015, IEEE Microwave and Wireless Components Letters.

[26]  Woo-Young Choi,et al.  A 5.4-Gbit/s Adaptive Continuous-Time Linear Equalizer Using Asynchronous Undersampling Histograms , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.