The construction of a retargetable simulator for an architecture template

Systems in the domain of high-performance video signal processing are becoming more and more programmable. We suggest an approach to design such systems that involves measuring, via simulation, the performance of various architectures on which a set of applications are mapped. This approach requires a retargetable simulator for an architecture template. We describe the retargetable simulator that we constructed for a stream-oriented application-specific dataflow architecture. For each architecture instance of the architecture template, a specific simulator is derived in three steps: the architecture instance is constructed, an execution model is added, and the executable architecture is instrumented to obtain performance numbers. We used object oriented principles together with a high-level simulation mechanism to ensure retargetability and an efficient simulation speed. Finally we explain how a retargetable simulator can be encapsulated within an environment for automated design space exploration.

[1]  Arjan J. C. van Gemund,et al.  Performance prediction of parallel processing systems: the PAMELA methodology , 1993, ICS '93.

[2]  Carl Hein,et al.  Performance Modeling of System Architectures , 1997, J. VLSI Signal Process..

[3]  Jochen A. G. Jess,et al.  PROPHID: a data-driven multi-processor architecture for high-performance DSP , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[4]  John L. Hennessy,et al.  Hardware/Software Codesign of Processors: Concepts and Examples , 1996 .

[5]  Eric K. Pauer,et al.  An architectural trade capability using the Ptolemy kernel , 1996, 1996 IEEE International Conference on Acoustics, Speech, and Signal Processing Conference Proceedings.

[6]  Edward A. Lee,et al.  Ptolemy: A Framework for Simulating and Prototyping Heterogenous Systems , 2001, Int. J. Comput. Simul..

[7]  Richard Goering,et al.  Silicon Compilers , 1987 .

[8]  Pieter van der Wolf,et al.  Design flow management in the NELSIS CAD framework , 1991, 28th ACM/IEEE Design Automation Conference.

[9]  Larry Wall,et al.  Programming Perl , 1991 .

[10]  Gert Goossens,et al.  Code Generation for Embedded Processors , 1995 .

[11]  Ed F. Deprettere,et al.  An Approach for Quantitative Analysis of Application-Specific Dataflow Architectures , 1997, ASAP.

[12]  David R. Musser,et al.  STL tutorial and reference guide - C++ programming with the standard template library , 1996, Addison-Wesley professional computing series.

[13]  William A. Wulf,et al.  Object-oriented techniques in hardware design , 1994, Computer.