An Open-Source, Efficient, and Parameterizable Hardware Implementation of the AES Algorithm

Although the reliability and robustness of the AES protocol have been deeply proved through the years, recent research results and technology advancements are rising serious concerns about its solidity in the (quite near) future. In this context, we are proposing an extension of the AES algorithm in order to support longer encryption keys (thus increasing the security of the algorithm itself). In addition to this, we are proposing a set of parametric implementations of this novel extended protocols. These architectures can be optimized either to minimize the area usage or to maximize their performance. Experimental results show that, while the proposed implementations achieve a throughput higher than most of the state-of-the-art approaches and the highest value of the Performance/Area metric when working with 128-bit encryption keys, they can achieve a 84× throughput speed-up when compared to the approaches that can be found in literature working with 512-bit encryption keys.

[1]  Gilles Brassard,et al.  Strengths and Weaknesses of Quantum Computing , 1997, SIAM J. Comput..

[2]  Ken R. Duffy,et al.  Brute force searching, the typical set and Guesswork , 2013, 2013 IEEE International Symposium on Information Theory.

[3]  C. Lynch.  Big data: How do your data grow? , 2008, Nature.

[4]  Tim Good,et al.  Pipelined AES on FPGA with support for feedback modes (in a multi-channel environment) , 2007, IET Inf. Secur..

[5]  Takamichi Saito,et al.  A technical comparison of IPSec and SSL , 2005, 19th International Conference on Advanced Information Networking and Applications (AINA'05) Volume 1 (AINA papers).

[6]  M. Grajcar,et al.  Superconducting quantum storage and processing , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[7]  Frederic P. Miller,et al.  Advanced Encryption Standard , 2009 .

[8]  S. Elramly,et al.  An efficient implementation of CBC mode Rijndeal AES on an FPGA , 2008, 2008 National Radio Science Conference.

[9]  Xinggang Wang,et al.  Pipelined implementation of AES encryption based on FPGA , 2010, 2010 IEEE International Conference on Information Theory and Information Security.

[10]  Brian A. Carter,et al.  Advanced Encryption Standard , 2007 .

[11]  Marco D. Santambrogio,et al.  MPower: gain back your android battery life! , 2013, UbiComp.

[12]  Daniel J. Bernstein,et al.  Grover vs. McEliece , 2010, PQCrypto.

[13]  Yan-Haw Chen,et al.  The diversity study of AES on FPGA application , 2002, 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings..

[14]  Ingrid Verbauwhede,et al.  A 21.54 Gbits/s fully pipelined AES processor on FPGA , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[15]  Yaser Jararweh,et al.  AES-512: 512-bit Advanced Encryption Standard algorithm design and evaluation , 2011, 2011 7th International Conference on Information Assurance and Security (IAS).

[16]  Renu Vig,et al.  Efficient Implementation of AES Algorithm in FPGA Device , 2007, International Conference on Computational Intelligence and Multimedia Applications (ICCIMA 2007).

[17]  Tanja Lange,et al.  Post-quantum cryptography , 2008, Nature.

[18]  Mahmut T. Kandemir,et al.  A parallel architecture for secure FPGA symmetric encryption , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..

[19]  Omar A. Dawood,et al.  Proposing of Developed Advance Encryption Standard , 2011, 2011 Developments in E-systems Engineering.

[20]  Dong Chen,et al.  Efficient architecture and implementations of AES , 2010, 2010 3rd International Conference on Advanced Computer Theory and Engineering(ICACTE).

[21]  Peter W. Shor,et al.  Algorithms for quantum computation: discrete logarithms and factoring , 1994, Proceedings 35th Annual Symposium on Foundations of Computer Science.

[22]  Chi-Jeng Chang,et al.  The FPGA Implementation of 128-bits AES AlgorithmBased on Four 32-bits Parallel Operation , 2007, The First International Symposium on Data, Privacy, and E-Commerce (ISDPE 2007).