The Parallel Protocol Engine

The design and implementation of a multiprocessor-based communication subsystem called the Parallel Protocol Engine (PPE), for the parallel and pipelined execution of protocols, are described. As an example, an implementation of the ISO 8802-2.2 logical link control on a four-processor version of the PPE is presented and analyzed. The performance of the implementation is more than 16,000 type-2 information protocol data units/s, commensurate with emerging high-speed networks that operate in the 100-Mb/s range. The overall end-to-end performance of an integrated system, where two workstations, each equipped with a PPE, communicate over a high-speed link, is analyzed and the problems concerning the soft- and hardware interface to the PPE are presented. >

[1]  David R. Cheriton,et al.  The VMP network adapter board (NAB): high-performance network communication for multiprocessors , 1988, SIGCOMM '88.

[2]  David D. Clark,et al.  Architectural considerations for a new generation of protocols , 1990, SIGCOMM '90.

[3]  J. Lumley,et al.  A high-throughput network interface to a RISC workstation , 1992, IEEE Workshop on the Architecture and Implementation of High Performance Communication Subsystems.

[4]  Thomas Martin Wicki.  A multiprocessor-based controller architecture for high-speed communication protocol processing , 1990 .

[5]  David Clark.  The structuring of systems using upcalls , 1985, SOSP 1985.

[6]  Jonathan M. Smith,et al.  A high-performance host interface for ATM networks , 1991, SIGCOMM 1991.

[7]  P. Steenkiste,et al.  Analysis of the Nectar Communication Processor , 1992, IEEE Workshop on the Architecture and Implementation of High Performance Communication Subsystems.

[8]  M. Zitterbart,et al.  High-speed transport components , 1991, IEEE Network.

[9]  M. Kaiserswerth.  A parallel implementation of the ISO 8802-2.2 protocol , 1991, Proceedings of TRICOMM `91: IEEE Conference on Communications Software: Communications for Distributed Applications and Systems.

[10]  Krishan K. Sabnani,et al.  Translation of Formal Protocol Specifications to VLSI Designs , 1987, PSTV.

[11]  M. Annaratone,et al.  Interprocessor communication speed and performance in distributed-memory parallel processors , 1989, ISCA '89.

[12]  David R. Cheriton.  VMTP: Versatile Message Transaction Protocol: Protocol specification , 1988, RFC.

[13]  Lixia Zhang,et al.  NETBLT: A bulk data transfer protocol , 1985, RFC.

[14]  David R. Cheriton,et al.  The VMP network adapter board (NAB): high-performance network communication for multiprocessors , 1988, SIGCOMM 1988.

[15]  Brian Zill,et al.  Protocol implementation on the Nectar Communication Processor , 1990, SIGCOMM '90.

[16]  T. Bashkow,et al.  Transport protocol processing at GBPS rates , 1990, SIGCOMM 1990.

[17]  Fouad A. Tobagi,et al.  Performance Measurements of a Data Link Protocol , 1986, ICC.

[18]  David May,et al.  A Tutorial Introduction To Occam Programming , 1987 .

[19]  Yechiam Yemini,et al.  Psi: A Silicon Compiler for Very Fast Protocol Processing , 1989 .

[20]  C. A. R. Hoare,et al.  Communicating sequential processes , 1978, CACM.

[21]  Mischa Schwartz,et al.  Transport Protocol Processing at GBPS Rates , 1990, SIGCOMM.

[22]  Matthias Kaiserswerth,et al.  TCP/IP on the Parallel Protocol Engine , 1992, HPN.

[23]  Jonathan M. Smith,et al.  A High-Performance Host Interface for ATM Networks , 1991, SIGCOMM.

[24]  Liba Svobodova,et al.  Implementing OSI systems , 1989, IEEE J. Sel. Areas Commun..

[25]  Martina Zitterbart.  Funktionsbezogene Parallalität in transportorientierten Kommunikationsprotokollen , 1991 .

[26]  Christophe Diot.  Architecture pour l'implantation hautes performances des protocoles de communication de niveau transport. (Design of high performance architectures dedicated to the implementation of middle-level protocols (transport and network)) , 1991 .