Mitigating Read-disturbance Errors in STT-RAM Caches by Using Data Compression

Abstract Due to its high density and close to SRAM read latency, spin transfer torque RAM (STT-RAM) is considered one of the most promising emerging memory technologies for designing large last level caches (LLCs). However, in a deep submicron region, STT-RAM shows read disturbance error (RDE) whereby a read operation may modify the stored data value, and this presents a severe threat to performance and reliability of STT-RAM caches. In this paper, we present a technique, named SHIELD, to mitigate RDE in STT-RAM LLCs. SHIELD uses data compression to reduce the number of read operations from STT-RAM blocks to avoid RDE, and also to reduce the number of bits written to cache during both write and restore operations. Experimental results have shown that SHIELD provides significant improvement in performance and energy efficiency. SHIELD consumes smaller energy than the two previous RDE-mitigation techniques, namely high current restore required read (HCRR, also called restore-after-read) and low current long latency read (LCLL) and even an ideal RDE-free STT-RAM cache.

[1]  Youguang Zhang,et al.  Readability challenges in deeply scaled STT-MRAM , 2014, 2014 14th Annual Non-Volatile Memory Technology Symposium (NVMTS).

[2]  Arijit Raychowdhury.  Pulsed READ in spin transfer torque (STT) memory bitcell for lower READ disturb , 2013, 2013 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH).

[3]  Jeffrey S. Vetter,et al.  A Survey of Software Techniques for Using Non-Volatile Memories for Storage and Main Memory Systems , 2016, IEEE Transactions on Parallel and Distributed Systems.

[4]  Kaushik Roy,et al.  Failure Mitigation Techniques for 1T-1MTJ Spin-Transfer Torque MRAM Bit-cells , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Hemangee K. Kapoor,et al.  Towards a Better Lifetime for Non-volatile Caches in Chip Multiprocessors , 2017, 2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID).

[6]  Seong-Ook Jung,et al.  Read Disturbance Reduction Technique for Offset-Canceling Dual-Stage Sensing Circuits in Deep Submicrometer STT-RAM , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Xiaoxia Wu,et al.  Analysis of Subthreshold Finfet Circuits for Ultra-Low Power Design , 2006, 2006 IEEE International SOC Conference.

[8]  Jun Yang,et al.  Selective restore: An energy efficient read disturbance mitigation scheme for future STT-MRAM , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[9]  Mehdi Baradaran Tahoori,et al.  Architecting SOT-RAM Based GPU Register File , 2017, 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[10]  Danghui Wang,et al.  Improving read performance of STT-MRAM based main memories through Smash Read and Flexible Read , 2016, 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC).

[11]  Sparsh Mittal,et al.  Exploring Design Space of 3D NVM and eDRAM Caches Using DESTINY Tool (open-source code) , 2015 .

[12]  Dong Li,et al.  DESTINY: A tool for modeling emerging 3D NVM and eDRAM caches , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[13]  Sparsh Mittal.  A Survey of Soft-Error Mitigation Techniques for Non-Volatile Memories , 2017, Comput..

[14]  Mehdi Baradaran Tahoori,et al.  Read disturb fault detection in STT-MRAM , 2014, 2014 International Test Conference.

[15]  H. Ohno,et al.  Highly-scalable disruptive reading scheme for Gb-scale SPRAM and beyond , 2010, 2010 IEEE International Memory Workshop.

[16]  Jeffrey S. Vetter,et al.  A Survey Of Architectural Approaches for Data Compression in Cache and Main Memory Systems , 2016 .

[17]  Sparsh Mittal.  A Survey of Architectural Techniques for Managing Process Variation , 2016, ACM Comput. Surv..

[18]  Youguang Zhang,et al.  High reliability sensing circuit for deep submicron spin transfer torque magnetic random access memory , 2013 .

[19]  Youtao Zhang,et al.  Decongest: Accelerating Super-Dense PCM Under Write Disturbance by Hot Page Remapping , 2017, IEEE Computer Architecture Letters.

[20]  Hemangee K. Kapoor,et al.  Restricting writes for energy-efficient hybrid cache in multi-core architectures , 2016, 2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC).

[21]  Jeffrey S. Vetter,et al.  Reliability Tradeoffs in Design of Volatile and Nonvolatile Caches , 2016, J. Circuits Syst. Comput..

[22]  Yiran Chen,et al.  The Prospect of STT-RAM Scaling From Readability Perspective , 2012, IEEE Transactions on Magnetics.

[23]  Jeffrey S. Vetter,et al.  A Survey of Techniques for Modeling and Improving Reliability of Computing Systems , 2016, IEEE Transactions on Parallel and Distributed Systems.

[24]  Xuhao Chen,et al.  Red-shield: Shielding read disturbance for STT-RAM based register files on GPUs , 2016, 2016 International Great Lakes Symposium on VLSI (GLSVLSI).

[25]  Jeffrey S. Vetter,et al.  Reducing soft-error vulnerability of caches using data compression , 2016, 2016 International Great Lakes Symposium on VLSI (GLSVLSI).

[26]  Jeffrey S. Vetter,et al.  Addressing Read-Disturbance Issue in STT-RAM by Data Compression and Selective Duplication , 2017, IEEE Computer Architecture Letters.

[27]  Sparsh Mittal,et al.  A survey of architectural techniques for improving cache power efficiency , 2014, Sustain. Comput. Informatics Syst..

[28]  Jeffrey S. Vetter,et al.  AYUSH: A Technique for Extending Lifetime of SRAM-NVM Hybrid Caches , 2015, IEEE Computer Architecture Letters.

[29]  Jeffrey S. Vetter,et al.  A Technique for Improving Lifetime of Non-Volatile Caches Using Write-Minimization , 2016 .

[30]  Hui Zhao,et al.  A Scaling Roadmap and Performance Evaluation of In-Plane and Perpendicular MTJ Based STT-MRAMs for High-Density Cache Memory , 2013, IEEE Journal of Solid-State Circuits.

[31]  Nikil D. Dutt,et al.  E < MC2: less energy through multi-copy cache , 2010, CASES '10.

[32]  Jeffrey S. Vetter,et al.  Opportunities for Nonvolatile Memory Systems in Extreme-Scale High-Performance Computing , 2015, Computing in Science & Engineering.

[33]  Dong Li,et al.  A Survey Of Architectural Approaches for Managing Embedded DRAM and Non-Volatile On-Chip Caches , 2015, IEEE Transactions on Parallel and Distributed Systems.

[34]  Jeffrey S. Vetter,et al.  EqualWrites: Reducing Intra-Set Write Variations for Enhancing Lifetime of Non-Volatile Caches , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[35]  Weisheng Zhao,et al.  Read disturbance issue for nanoscale STT-MRAM , 2015, 2015 IEEE Non-Volatile Memory System and Applications Symposium (NVMSA).

[36]  Sparsh Mittal,et al.  A Survey of Techniques for Approximate Computing , 2016, ACM Comput. Surv..

[37]  Rami G. Melhem,et al.  Leveraging ECC to Mitigate Read Disturbance, False Reads and Write Faults in STT-RAM , 2016, 2016 46th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN).

[38]  Onur Mutlu,et al.  Base-delta-immediate compression: Practical data compression for on-chip caches , 2012, 2012 21st International Conference on Parallel Architectures and Compilation Techniques (PACT).

[39]  Zheng Li,et al.  Variation-Tolerant and Disturbance-Free Sensing Circuit for Deep Nanometer STT-MRAM , 2014, IEEE Transactions on Nanotechnology.

[40]  Joonho Kong.  A novel technique for technology-scalable STT-RAM based L1 instruction cache , 2016, IEICE Electron. Express.

[41]  Brajesh Kumar Kaushik,et al.  Next Generation Spin Torque Memories , 2017 .

[42]  Sparsh Mittal,et al.  A Survey of Techniques for Architecting Processor Components Using Domain-Wall Memory , 2016, ACM J. Emerg. Technol. Comput. Syst..