A single-chip sensor node LSI with synchronous MAC protocol and divided data-buffer SRAM

This paper presents an ultra-low-power singlechip sensor-node VLSI with a synchronous MAC protocol and divided data-buffer SRAM for wireless-sensor-network applications. One of the most challenging issues in wireless sensor networks is extension of the overall network lifetime. So a communication centric design approach has been introduced to reduce the power consumption of the RF circuits and the entire sensor network system, through a vertical cooperative design among circuits, architecture, and communication protocols. A transceiver, i8051 microcontroller, and dedicated MAC processor with divided SRAM are integrated in a single chip. The test chip occupies 3.0 × 1.7 mm2 in a 180-nm CMOS process, including 0.63 M transistors. Divided data-buffer reduces 18.6% of average power and the LSI consumes 6.34µW under a network environment.

[1]  Shintaro Izumi,et al.  A 58-µW single-chip sensor node processor using synchronous MAC protocol , 2009, 2009 Symposium on VLSI Circuits.

[2]  Deborah Estrin,et al.  Matching data dissemination algorithms to application requirements , 2003, SenSys '03.

[3]  Deborah Estrin,et al.  Directed diffusion for wireless sensor networking , 2003, TNET.

[4]  Deborah Estrin,et al.  An energy-efficient MAC protocol for wireless sensor networks , 2002, Proceedings.Twenty-First Annual Joint Conference of the IEEE Computer and Communications Societies.

[5]  C. Ohta,et al.  Isochronous MAC using Long-Wave Standard Time Code for Wireless Sensor Networks , 2006, 2006 First International Conference on Communications and Electronics.

[6]  Makoto Nagata,et al.  On-chip power noise measurements of high-frequency CMOS digital circuits , 2009, 2009 International SoC Design Conference (ISOCC).

[7]  Deborah Estrin,et al.  Proceedings of the 5th Symposium on Operating Systems Design and Implementation Fine-grained Network Time Synchronization Using Reference Broadcasts , 2022 .

[8]  Jan M. Rabaey,et al.  Power-efficient rendez-vous schemes for dense wireless sensor networks , 2004, 2004 IEEE International Conference on Communications (IEEE Cat. No.04CH37577).

[9]  David E. Culler,et al.  Mica: A Wireless Platform for Deeply Embedded Networks , 2002, IEEE Micro.

[10]  B. Otis,et al.  PicoRadios for wireless sensor networks: the next challenge in ultra-low power design , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[11]  J. Rabaey,et al.  A Power-Managed Protocol Processor for Wireless Sensor Networks , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[12]  Deborah Estrin,et al.  Medium access control with coordinated adaptive sleeping for wireless sensor networks , 2004, IEEE/ACM Transactions on Networking.

[13]  Masahiko Yoshimoto,et al.  Cross-Layer Design for Low-Power Wireless Sensor Node Using Wave Clock , 2008, IEICE Trans. Commun..

[14]  Saurabh Ganeriwal,et al.  Timing-sync protocol for sensor networks , 2003, SenSys '03.