Clock-controlled neuron-MOS logic gates
暂无分享,去创建一个
[1] Tadahiro Ohmi,et al. Neuron MOS binary-logic integrated circuits. II. Simplifying techniques of circuit configuration and their practical applications , 1993 .
[2] Tadashi Shibata,et al. Neuron MOS binary-logic integrated circuits. I. Design fundamentals and soft-hardware-logic circuit implementation , 1993 .
[3] Tadashi Shibata,et al. A functional MOS transistor featuring gate-level weighted sum and threshold operations , 1992 .
[4] A. Dingwall,et al. An 8-MHz CMOS subranging 8-bit A/D converter , 1985, IEEE Journal of Solid-State Circuits.
[5] Chee Yee Kwok,et al. A large-input-dynamic-range multi-input floating-gate MOS four-quadrant analog multiplier , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.
[6] Yukihiro Fujimoto,et al. A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture , 1993 .
[7] Tadashi Shibata,et al. Real-time reconfigurable logic circuits using neuron MOS transistors , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[8] Werner Weber,et al. A neuron MOS transistor-based multiplier cell , 1995, Proceedings of International Electron Devices Meeting.
[9] Junichi Nakamura,et al. Image sensor with image smoothing capability using a neuron MOSFET , 1994, Electronic Imaging.