RoR: A low insertion loss design of rearrangeable hybrid photonic-plasmonic 6 × 6 non-blocking router for ONoCs

[1]  Reshadi Midia,et al.  FIVE-PORT OPTICAL ROUTER DESIGN BASED ON MACH–ZEHNDER SWITCHES FOR PHOTONIC NETWORKS-ON-CHIP , 2016 .

[2]  Lin Yang,et al.  Universal method for constructing N-port non-blocking optical router based on 2 × 2 optical switch for photonic networks-on-chip. , 2014, Optics express.

[3]  Keren Bergman,et al.  Comprehensive Design Space Exploration of Silicon Photonic Interconnects , 2016, Journal of Lightwave Technology.

[4]  Tarek El-Ghazawi,et al.  The Case for Hybrid Photonic Plasmonic Interconnects (HyPPIs): Low-Latency Energy-and-Area-Efficient On-Chip Interconnects , 2015, IEEE Photonics Journal.

[5]  Wojciech Kabaciński,et al.  Necessary and Sufficient Conditions for the Rearrangeability of WSW1 Switching Fabrics , 2019, IEEE Access.

[6]  Lin Yang,et al.  A universal method for constructing N-port non-blocking optical router based on microring resonators , 2012, 2012 Conference on Lasers and Electro-Optics (CLEO).

[7]  Tarek El-Ghazawi,et al.  Hybrid Photonic-Plasmonic Nonblocking Broadband 5 × 5 Router for Optical Networks , 2017, IEEE Photonics Journal.

[8]  Lei Huang,et al.  Universal method for designing non-blocking multicast-supported on chip optical router , 2016, IEICE Electron. Express.

[9]  F. Xia,et al.  Ultracompact optical buffers on a silicon chip , 2007 .

[10]  Mehdi Hosseinzadeh,et al.  Mach–Zehnder-based optical router design for photonic networks on chip , 2015 .

[11]  Ben A. Abderazek,et al.  Microring fault-resilient photonic network-on-chip for reliable high-performance many-core systems , 2017, The Journal of Supercomputing.

[12]  Xi Xiao,et al.  Mach-Zehnder-based five-port silicon router for optical interconnects. , 2013, Optics letters.

[13]  Lin Yang,et al.  Rearrangeable-Nonblocking Five-Port Silicon Optical Switch for 2-D-Mesh Network on Chip , 2018, IEEE Photonics Journal.

[14]  Minming Geng,et al.  N-port strictly non-blocking optical router based on Mach-Zehnder optical switch for photonic networks-on-chip , 2017 .

[15]  Jiang Xu,et al.  Five-Port Optical Router Based on Microring Switches for Photonic Networks-on-Chip , 2013, IEEE Photonics Technology Letters.

[16]  Lei Huang,et al.  Panzer: A 6 × 6 photonic router for optical network on chip , 2016, IEICE Electron. Express.

[17]  Jianfeng Ding,et al.  Five-port silicon optical router based on Mach-Zehnder optical switches for photonic networks-on-chip , 2016 .

[18]  Andrzej Jajszczyk.  Nonblocking, repackable, and rearrangeable Clos networks: fifty years of the theory evolution , 2003, IEEE Commun. Mag..

[19]  Lin Yang,et al.  Five-port optical router for photonic networks-on-chip. , 2011, Optics express.

[20]  Ning Wu,et al.  Review of Photonic and Hybrid On Chip Interconnects for MPSoCs in IoT Paradigm , 2018, 2018 21st Saudi Computer Society National Computer Conference (NCC).

[21]  Simon D. Hammond,et al.  Optical interconnects for extreme scale computing systems , 2017, Parallel Comput..

[22]  Benjamin G. Lee,et al.  Impact of Topology on the Scalability of Mach–Zehnder-Based Multistage Silicon Photonic Switch Networks , 2018, Journal of Lightwave Technology.

[23]  Huaxi Gu,et al.  Waffle: A New Photonic Plasmonic Router for Optical Network on Chip , 2018, IEICE Trans. Inf. Syst..

[24]  Xiu-Dong Sun,et al.  Compact and low crosstalk waveguide crossing using impedance matched metamaterial , 2010 .

[25]  Guo-Qiang Lo,et al.  A CMOS-Compatible, Low-Loss, and Low-Crosstalk Silicon Waveguide Crossing , 2013, IEEE Photonics Technology Letters.