A 350nA voltage regulator for 90nm CMOS digital circuits with Reverse-Body-Bias
暂无分享,去创建一个
[1] Y. Ikeda,et al. Mixed body bias techniques with fixed V/sub t/ and I/sub ds/ generation circuits , 2004, IEEE Journal of Solid-State Circuits.
[2] S.R. Sanders,et al. An ultra-low-power power management IC for energy-scavenged Wireless Sensor Nodes , 2008, 2008 IEEE Power Electronics Specialists Conference.
[3] H. Hara,et al. 50% active-power saving without speed degradation using standby power reduction (SPR) circuit , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.
[4] Soo-Won Kim,et al. Body Bias Generator for Leakage Power Reduction of Low-Voltage Digital Logic Circuits , 2006, PATMOS.
[5] Steven Hsu,et al. Effectiveness and scaling trends of leakage control techniques for sub-130nm CMOS technologies , 2003, ISLPED '03.
[6] Jose Pineda de Gyvez,et al. Technological Boundaries of Voltage and Frequency Scaling for Power Performance Tuning , 2008 .
[7] David Blaauw,et al. A hybrid DC-DC converter for sub-microwatt sub-1V implantable applications , 2009, 2009 Symposium on VLSI Circuits.
[8] Y. Ikeda,et al. Mixed body-bias techniques with fixed Vt and Ids generation circuits , 2005, 2005 International Conference on Integrated Circuit Design and Technology, 2005. ICICDT 2005..