A continuously calibrated 12-b, 10-MS/s, 3.3-V A/D converter

The continuous calibration of high-linearity, highspeed analog/digital converters (ADCs) can minimize system complexity by allowing a single converter to maintain its accuracy over time. This paper introduces a continuous calibration technique for pipelined and successive approximation ADCs that avoids some of the limitations of earlier designs by performing the calibration in the analog domain. The calibration is made transparent to the overall system by employing an extra stage that is calibrated outside of the main converter's operation and periodically substituted for a stage within the main converter. A 12-b, pipelined ADC employing this architecture has been integrated in a 0.5-/spl mu/m, single-poly, quadruple-metal, 3.3-V CMOS technology. The measured dynamic performance indicates that at a 10-MHz sampling rate, the circuit achieves a peak signal-to-noise-plus-distortion ratio of 67 dB and a total harmonic distortion of -77 dR for a 4.8-MHz input. The total power dissipated by the prototype is 335 mW, and its active area is 3.71/spl times/3.91 mm/sup 2/.

[1]  Z. Boyacigiller,et al.  An error-correcting 14b/20µs CMOS A/D converter , 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  J. Doernberg,et al.  Full-speed testing of A/D converters , 1984 .

[3]  G. Geelen,et al.  A fast-settling CMOS op amp for SC circuits with 90-dB DC gain , 1990 .

[4]  Paul R. Gray,et al.  A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3- mu m CMOS , 1991 .

[5]  A. Karanicolas,et al.  A 15-b 1-Msample/s digitally self-calibrated pipeline ADC , 1993 .

[6]  Richard K. Hester,et al.  A low-power 12-b analog-to-digital converter with on-chip precision trimming , 1993 .

[7]  Rudy Van De Plassche.  Integrated analog-to-digital and digital-to-analog converters / Rudy Van De Plassche , 1994 .

[8]  Hae-Seung Lee.  A 12-b 600 ks/s digitally self-calibrated pipelined algorithmic ADC , 1994 .

[9]  Paul R. Gray,et al.  A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[10]  B. Razavi,et al.  A 200-MHz 15-mW BiCMOS sample-and-hold amplifier with 3 V supply , 1995 .

[11]  Bang-Sup Song,et al.  A 13-b 10-Msample/s ADC digitally calibrated with oversampling delta-sigma converter , 1995, IEEE J. Solid State Circuits.

[12]  Paul R. Gray,et al.  A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2 /spl mu/m CMOS , 1996 .

[13]  M. K. Mayes,et al.  A 200 mW, 1 Msample/s, 16-b pipelined A/D converter with on-chip 32-b microcontroller , 1996 .

[14]  C.D. Hull,et al.  A direct-conversion receiver for 900 MHz (ISM band) spread-spectrum digital cordless telephone , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.