Reliability-Conscious MOSFET Compact Modeling with Focus on the Defect-Screening Effect of Hot-Carrier Injection

Accurate prediction of device aging plays a vital role in the circuit design of advanced-node CMOS technologies. In particular, hot-carrier induced aging is so complicated that its modeling is often significantly simplified, with focus limited to digital circuits. We present here a novel reliability-aware compact modeling method that can accurately capture the full post-stress I-V characteristics of the MOSFET, taking into account the impact of drain depletion region on induced defects.

[1]  Dhanoop Varghese,et al.  A generalized, IB-independent, physical HCI lifetime projection methodology based on universality of hot-carrier degradation , 2010, 2010 IEEE International Reliability Physics Symposium.

[2]  W. Arfaoui,et al.  A Novel HCI Reliability Model for RF/mmWave Applications in FDSOI Technology , 2020, 2020 IEEE International Reliability Physics Symposium (IRPS).

[3]  Chenming Hu,et al.  Hot-Electron-Induced MOSFET Degradation - Model, Monitor, and Improvement , 1985, IEEE Journal of Solid-State Circuits.

[4]  H. Mattausch,et al.  Modeling of Temperature-Dependent MOSFET Aging , 2019, 2019 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD).

[5]  Elyse Rosenbaum,et al.  Berkeley reliability tools-BERT , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  S. Mahapatra,et al.  On the Universality of Hot Carrier Degradation: Multiple Probes, Various Operating Regimes, and Different MOSFET Architectures , 2018, IEEE Transactions on Electron Devices.

[7]  Pratik B. Vyas,et al.  Master-Equation Study of Quantum Transport in Realistic Semiconductor Devices Including Electron-Phonon and Surface-Roughness Scattering , 2020 .