55-mW 1.2-V 12-bit 100-MSPS Pipeline ADCs for Wireless Receivers

For wireless receivers, low-power 1.2-V 12-bit 100-MSPS pipeline ADCs are fabricated in 90-nm CMOS technology. To achieve low-power dissipation at 1.2 V without the degradation of SNR, the configuration of 2.5bit/stage is employed with an I/Q amplifier sharing technique. Furthermore, single-stage common-source amplifiers are used in a sample-and-hold (S/H) circuit and a 1st multiplying digital-to-analog converter (MDAC). The common-source amplifier with two-stage transimpedance gain-boosting amplifiers realizes more than 90 dB. The measured SNR of the 100-MSPS ADC is 66.7 dB at 1.2-V supply. Under the condition, each ADC dissipates only 55 mW

[1]  Shoji Kawahito,et al.  A 10-b 30-MS/s low-power pipelined CMOS A/D converter using a pseudodifferential architecture , 2003, IEEE J. Solid State Circuits.

[2]  Stephen H. Lewis,et al.  A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers , 1997, IEEE J. Solid State Circuits.

[3]  Borivoje Nikolic,et al.  25.4 A 1.8V 14b 10MS/s Pipelined ADC in 0.18µm CMOS with 99dB SFDR , 2004 .

[4]  P. R. Gray,et al.  A fast-settling monolithic operational amplifier using doublet compression techniques , 1974 .

[5]  Bjørnar Hernes,et al.  A 97mW 110MS/s 12b Pipeline ADC Implemented in 0.18mum Digital CMOS , 2004, DATE.

[6]  Paul R. Gray,et al.  A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2 /spl mu/m CMOS , 1996 .

[7]  A. Zjajo,et al.  A 1.8V 100mW 12-bits 80Msample/s two-step ADC in 0.18-/spl mu/m CMOS , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[8]  M. Waltari,et al.  A 10-bit 200 MS/s CMOS parallel pipeline A/D converter , 2001, Proceedings of the 26th European Solid-State Circuits Conference.

[9]  Paul R. Gray,et al.  A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[10]  Huawen Jin,et al.  A 12b 80MSps pipelined ADC core with 190mW consumption from 3V in 0.18µm digital CMOS , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[11]  Tomohiko Ito,et al.  A 10-bit, 200-MSPS, 105-mW pipeline A-to-D converter , 2005, IEICE Electron. Express.

[12]  Tomohiko Ito,et al.  55-mW 1.2-V 12-bit 100-MSPS Pipeline ADCs for Wireless Receivers , 2006 .

[13]  Ali Hajimiri,et al.  Capacity limits and matching properties of integrated capacitors , 2002, IEEE J. Solid State Circuits.

[14]  Tetsuro Itakura,et al.  A 2 V/sub pp/ linear input-range fully balanced CMOS transconductor and its application to a 2.5 V 2.5 MHz Gm-C LPF , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[15]  Takeshi Yamaguchi,et al.  A dual 4-bit, 1.5 Gs/s analog to digital converter , 1988, Proceedings of the 1988 Bipolar Circuits and Technology Meeting,.

[16]  T. Yamaji,et al.  55-mW 200-MSPS 10-bit pipeline ADCs for wireless receivers , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..