CGTA: current gain-based timing analysis for logic cells

This paper introduces a new current-based cell timing analyzer, called CGTA, which has a higher performance than existing logic cell timing analysis tools. CGTA relies on a compact lookup table storing the output current gain (sensitivity) of every logic cell as a function of its input voltage and output load. The current gain values are subsequently used by the timing calculator to produce the output current value as a function of the applied input voltage. This current and the output load then uniquely determine the output voltage value. Therefore, CGTA is capable of efficiently and accurately computing the output voltage waveform of a logic cell, which has been subjected to an arbitrary noisy input voltage waveform. Experimental results are presented to assess the quality of CGTA compared to other existing approaches

[1]  Y. Yamada,et al.  Equivalent waveform propagation for static timing analysis , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Ken Tseng,et al.  A robust cell-level crosstalk delay change analysis , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[3]  Alexander Korshak,et al.  An effective current source cell model for VDSM delay calculation , 2001, Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design.

[4]  Martin D. F. Wong,et al.  Blade and razor: cell and interconnect delay analysis using current-based models , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[5]  Lawrence T. Pileggi,et al.  Modeling the "Effective capacitance" for the RC interconnect of CMOS gates , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Shahin Nazarian,et al.  Sensitivity-based gate delay propagation in static timing analysis , 2005, Sixth international symposium on quality electronic design (isqed'05).

[7]  David Blaauw,et al.  An effective capacitance based driver output model for on-chip RLC interconnects , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).