论文信息 - A low noise PLL based FM audio transmitter in 0.35 μm CMOS technology

A low noise PLL based FM audio transmitter in 0.35 μm CMOS technology

PLL (Phase Locked Loop) based frequency synthesizers are widely used in the wireless communication field. This paper puts focus on the design and implementation of a 60dB SNR (Signal to Noise Ratio) FM transmitter, which realizes direct frequency modulation of audio signal by utilizing a carrier frequency ranging from 78MHz to 108MHz, with a 100 kHz channel selection resolution. Fabricated in standard 0.35μm CMOS technology, this PLL's core circuit takes an area of 745×700 μm2. The transmitter has a total power consumption of below 56mW for a 3V supply, and the strongest measured spur is below −50dBc.

Johan Wernehag | Henrik Sjoland | Tao Tao | Yiming Huo | Yan Lu

[1] Shen-Iuan Liu,et al. New dynamic flip-flops for high-speed dual-modulus prescaler , 1998, IEEE J. Solid State Circuits.

[2] Kwyro Lee,et al. A novel high-speed ring oscillator for multiphase clock generation using negative skewed delay scheme , 1997, IEEE J. Solid State Circuits.

[3] A.M. Niknejad,et al. A 1.8-GHz LC VCO with 1.3-GHz tuning range and digital amplitude calibration , 2005, IEEE Journal of Solid-State Circuits.

[4] Kyung-Whan Yeom,et al. Design and implementation of a novel frequency modulation circuit using a phase-locked loop synthesizer , 2005 .

[5] Behzad Razavi,et al. A study of phase noise in CMOS oscillators , 1996, IEEE J. Solid State Circuits.

[6] A. Hajimiri,et al. Jitter and phase noise in ring oscillators , 1999, IEEE J. Solid State Circuits.

[7] Kartikeya Mayaram,et al. Characterization of 1.2GHz Phase Locked Loops and Voltage Controlled Oscillators in a Total Dose Radiation Environment , 2005 .

[8] Xiaopeng Yu,et al. A 2GHz programmable counter with new re-loadable D flip-flop , 2003, 2003 IEEE Conference on Electron Devices and Solid-State Circuits (IEEE Cat. No.03TH8668).

[9] Neil Weste,et al. Principles of CMOS VLSI Design , 1985 .

[10] Shi-Yun Kang,et al. 2.4G ~ 10.4G Hz CMOS programmable Frequency Divider , 2005 .