Yield-aware analog integrated circuit optimization using geostatistics motivated performance modeling

Automated circuit optimization is an important component of complex analog integrated circuit design. Today's analog designs must be optimized not only for nominal performance but also for robustness in order to maintain a reasonable yield with highly scaled VLSI technologies. The complex nature of analog/mixed-signal systems, however, makes this yield-aware analog circuit optimization extremely difficult and costly. In this paper, we adopt a geostatistics motivated approach (i.e. Kriging model) for efficient extraction of yield-aware Pareto front performance models for analog circuits. An iterative search based optimization approach is proposed to efficiently seek optimal performance tradeoffs under yield constraints in high-dimensional design parameter and process variation spaces. Our experiments confirm that the generated yield-aware Pareto fronts are accurate and the optimization procedure is very efficient. The latter is achieved by the well controlled iterative update scheme in the presented techniques which avoids an excessive number of time consuming transistor-level simulations.

[1]  Ulf Schlichtmann,et al.  A CPPLL hierarchical optimization methodology considering jitter, power and locking time , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[2]  Yu Cao,et al.  New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[3]  Thomas J. Santner,et al.  The Design and Analysis of Computer Experiments , 2003, Springer Series in Statistics.

[4]  Rob A. Rutenbar,et al.  Computer-aided design of analog and mixed-signal integrated circuits , 2000, Proceedings of the IEEE.

[5]  Stephen P. Boyd,et al.  Optimal design of a CMOS op-amp via geometric programming , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  G. Matheron Principles of geostatistics , 1963 .

[7]  Xin Li,et al.  Robust analog/RF circuit design with projection-based posynomial modeling , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[8]  Rob A. Rutenbar,et al.  Remembrance of circuits past: macromodeling by data mining in large analog design spaces , 2002, DAC '02.

[9]  Pradip Mandal,et al.  CMOS op-amp sizing using a geometric programming formulation , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Jerome Sacks,et al.  Integrated circuit design optimization using a sequential strategy , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Alberto L. Sangiovanni-Vincentelli,et al.  Support vector machines for analog circuit performance representation , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[12]  Georges G. E. Gielen,et al.  HOLMES: capturing the yield-optimized design space boundaries of analog and RF integrated circuits , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[13]  Rob A. Rutenbar,et al.  Generation of yield-aware Pareto surfaces for hierarchical circuit design space exploration , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[14]  Yu Ding,et al.  Optimal Parameter Selection for Electronic Packaging Using Sequential Computer Simulations , 2006 .

[15]  Guido Stehr,et al.  Performance trade-off analysis of analog circuits by normal-boundary intersection , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[16]  Michiel Steyaert,et al.  Hierarchical bottom-up analog optimization methodology validated by a delta-sigma A/D converter design for the 802.11a/b/g standard , 2006, 2006 43rd ACM/IEEE Design Automation Conference.