Impact of negative bias temperature instability on product parametric drift

A systematic test methodology is presented that comprehends the impact of negative bias temperature instability on product parametric drift. In specific NBTI degradation mechanisms in digital CMOS circuits and transistors are presented. A test guard-banding technique to estimate parameter drift under BI and customer use conditions is also given.

[1]  K. Jeppson,et al.  Negative bias stress of MOS devices at high electric fields and degradation of MNOS devices , 1977 .

[2]  Chenming Hu,et al.  Projecting CMOS circuit hot-carrier reliability from DC device lifetime , 1993, Proceedings of IEEE International Electron Devices Meeting.

[3]  Shigeo Ogawa,et al.  Interface‐trap generation at ultrathin SiO2 (4–6 nm)‐Si interfaces during negative‐bias temperature aging , 1995 .

[4]  E. Crabbé,et al.  NBTI-channel hot carrier effects in PMOSFETs in advanced CMOS technologies , 1997, 1997 IEEE International Reliability Physics Symposium Proceedings. 35th Annual.

[5]  D. Gitlin,et al.  The effects of plasma-induced damage on transistor degradation and the relationship to field programmable gate array performance , 2001, 2001 IEEE International Reliability Physics Symposium Proceedings. 39th Annual (Cat. No.00CH37167).

[6]  C. Schlunder,et al.  Evaluation of MOSFET Reliability in Analog Applications , 2001, 31st European Solid-State Device Research Conference.

[7]  J. Meindl,et al.  The impact of intrinsic device fluctuations on CMOS SRAM cell stability , 2001, IEEE J. Solid State Circuits.

[8]  S. Mahapatra,et al.  A predictive reliability model for PMOS bias temperature degradation , 2002, Digest. International Electron Devices Meeting,.

[9]  S. Natarajan,et al.  Impact of negative bias temperature instability on digital circuit reliability , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[10]  Ali Keshavarzi,et al.  Parametric failures in CMOS ICs - a defect-based analysis , 2002, Proceedings. International Test Conference.

[11]  Yung-Huei Lee,et al.  Effect of pMOST bias-temperature instability on circuit reliability performance , 2003, IEEE International Electron Devices Meeting 2003.

[12]  S. John,et al.  NBTI impact on transistor and circuit: models, mechanisms and scaling effects [MOSFETs] , 2003, IEEE International Electron Devices Meeting 2003.

[13]  D. Schroder,et al.  Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing , 2003 .

[14]  Ali Keshavarzi,et al.  Burn-in temperature projections for deep sub-micron technologies , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[15]  Srikanth Krishnan,et al.  Impact of negative bias temperature instability on digital circuit reliability , 2005, Microelectron. Reliab..