Thermal-aware bus-driven floorplanning

As the number of buses in multi-core SoC designs increase, bus planning problems become a dominant factor in determining the chip performance. To cope with these issues, it is desirable to consider them in the early floorplanning stage. Recently, many bus-driven floorplanners have been proposed in the literature. However, those proposed algorithms only consider the bus planning problem without the thermal effect. As a result, there are hotspots which result in high chip temperature on the chip. In this paper, a thermal-aware bus-driven floorplanning algorithm is proposed to separate hotspots during the perturbation stage and to keep buses away from hotspots during the routing stage. To avoid time-consuming thermal simulations, the superposition of thermal profiles which are the thermal distribution of each module is adopted to efficiently estimate the module temperature. Compared with the state-of-the-art bus-driven floorplan-ner, experimental results demonstrate that the proposed algorithm can effectively separate hotspots and reduce the chip temperature. Categories and Subject Descriptors: B.7.2 [Integrated Circuits]: Design Aids — Placement and Routing General Terms: Algorithms, Design

[1]  H. Murata,et al.  Rectangle-packing-based module placement , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[2]  Martin D. F. Wong,et al.  Bus-Driven Floorplanning , 2003, ICCAD.

[3]  Tsung-Yi Ho,et al.  Bus-pin-aware bus-driven floorplanning , 2010, GLSVLSI '10.

[4]  Satoshi Goto,et al.  Bus via reduction based on floorplan revising , 2010, GLSVLSI '10.

[5]  Narayanan Vijaykrishnan,et al.  On-chip Bus Thermal Analysis and Optimization , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[6]  Evangeline F. Y. Young,et al.  Multi-bend bus driven floorplanning , 2005, ISPD '05.

[7]  Charlie Chung-Ping Chen,et al.  3D thermal-ADI: an efficient chip-level transient thermal simulator , 2003, ISPD '03.

[8]  Yao-Wen Chang,et al.  Thermal-Driven Analog Placement Considering Device Matching , 2011, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Sung-Mo Kang,et al.  Cell-level placement for improving substrate thermal distribution , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Yao-Wen Chang,et al.  Modern floorplanning based on fast simulated annealing , 2005, ISPD '05.

[11]  Malgorzata Chrzanowska-Jeske,et al.  Integrated floorplanning with buffer/channel insertion for bus-based microprocessor designs , 2002, ISPD '02.

[12]  Evangeline F. Y. Young,et al.  TCG-based multi-bend bus driven floorplanning , 2008, 2008 Asia and South Pacific Design Automation Conference.

[13]  H. Schafft.  Thermal analysis of electromigration test structures , 1987, IEEE Transactions on Electron Devices.

[14]  Sheqin Dong,et al.  Multi-bend bus-driven floorplanning considering fixed-outline constraints , 2013, Integr..

[15]  Sung Kyu Lim,et al.  Bus-aware microarchitectural floorplanning , 2008, 2008 Asia and South Pacific Design Automation Conference.

[16]  Sachin S. Sapatnekar,et al.  Thermal signature: A simple yet accurate thermal index for floorplan optimization , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[17]  Sung Kyu Lim,et al.  Global bus route optimization with application to microarchitectural design exploration , 2008, 2008 IEEE International Conference on Computer Design.

[18]  Nihar R. Mahapatra,et al.  Accurate energy dissipation and thermal modeling for nanometer-scale buses , 2005, 11th International Symposium on High-Performance Computer Architecture.

[19]  Pinaki Mazumder,et al.  An accurate interconnect thermal model using equivalent transmission line circuit , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[20]  Liang Deng,et al.  OPC-Friendly Bus Driven Floorplanning , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[21]  Kaustav Banerjee,et al.  Analysis and optimization of thermal issues in high-performance VLSI , 2001, ISPD '01.

[22]  Georges Gielen,et al.  Analog layout generation for performance and manufacturability , 1999 .

[23]  Mary Jane Irwin,et al.  On-chip Bus Thermal Analysis and Optimization , 2006 .

[24]  Di Long,et al.  Thermal-driven Symmetry Constraint for Analog Layout with CBL Representation , 2006, 2007 Asia and South Pacific Design Automation Conference.

[25]  Satoshi Goto,et al.  Fixed outline multi-bend bus driven floorplanning , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).