FPGA architecture of HMM-based decoder module in speech recognizer
暂无分享,去创建一个
[1] Jer Min Jou,et al. An efficient VLSI architecture for HMM-based speech recognition , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).
[2] Steven F. Quigley,et al. Performing speech recognition on multiple parallel files using continuous hidden Markov models on an FPGA , 2002, 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings..
[3] Shintaro Izumi,et al. A 40 nm 144 mW VLSI Processor for Real-Time 60-kWord Continuous Speech Recognition , 2012, IEEE Trans. Circuits Syst. I Regul. Pap..
[4] Rob A. Rutenbar,et al. A 1000-word vocabulary, speaker-independent, continuous live-mode speech recognizer implemented in a single FPGA , 2007, FPGA '07.
[5] Magne Hallstein Johnsen,et al. A VLSI implementation of PDF computations in HMM based speech recognition , 1996, Proceedings of Digital Processing Applications (TENCON '96).
[6] Oliver Chiu-sing Choy,et al. A speech recognizer with selectable model parameters , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[7] Wonyong Sung,et al. A Real-Time FPGA-Based 20 000-Word Speech Recognizer With Optimized DRAM Access , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.
[8] Masahiko Yoshimoto,et al. A low memory bandwidth Gaussian mixture model (GMM) processor for 20,000-word real-time speech recognition FPGA system , 2008, 2008 International Conference on Field-Programmable Technology.
[9] Rob A. Rutenbar,et al. Profiling large-vocabulary continuous speech recognition on embedded devices: a hardware resource sensitivity analysis , 2009, INTERSPEECH.
[10] Steven F. Quigley,et al. Speech Recognition on an FPGA Using Discrete and Continuous Hidden Markov Models , 2002, FPL.