A low-power array multiplier using separated multiplication technique

The authors propose a separated multiplication technique that can be used in digital image signal processing such as finite impulse response (FIR) filters to reduce the power dissipation. Since the 2-D image data have high spatial redundancy, such that the higher bits of input pixels are hardly changed, the redundant multiplication of higher bits is avoided by separating multiplication into higher and lower parts. The calculated values of the higher bits are stored in memory cells, caches, such that they can be reused when a cache hit occurs. Therefore, the dynamic power is reduced by about 14% in multipliers by using the proposed separated multiplication technique (SMT) and in a 1-D 4-tap FIR filter by about 10%.

[1]  Debashis Bhattacharya,et al.  Algorithms for low power and high speed fir filter realization using differential coefficients , 1997 .

[2]  Wael Badawy,et al.  A low power prototype for a 3D discrete wavelet transform processor , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[3]  I. Koren.  Computer arithmetic algorithms , 2018 .

[4]  Muhammad E. S. Elrabaa,et al.  Advanced Low-Power Digital Circuit Techniques , 1997 .

[5]  H. G. Schaeffer,et al.  Book Reviews : Computer Methods for Mathematical Computations: G.E. Forsythe et al. Englewood Cliffs, NJ, Prentice-Hall, Inc., 1977 , 1979 .

[6]  E. Swartzlander,et al.  Low power parallel multipliers , 1996, VLSI Signal Processing, IX.

[7]  Michael Schulte,et al.  Design and implementation of a 16 by 16 low-power two's complement multiplier , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[8]  Rafael Fried.  Minimizing energy dissipation in high-speed multipliers , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.

[9]  Chein-Wei Jen,et al.  Low power FIR filter realization with differential coefficients and input , 1998, Proceedings of the 1998 IEEE International Conference on Acoustics, Speech and Signal Processing, ICASSP '98 (Cat. No.98CH36181).

[10]  Ibrahim N. Hajj,et al.  Decorrelating (DECOR) transformations for low-power digital filters , 1999 .

[11]  Lee-Sup Kim,et al.  Semi-recursive VLSI architecture for two dimensional discrete wavelet transform , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[12]  Patrik Larsson,et al.  Low power multiplication for FIR filters , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.

[13]  I. Daubechies.  Orthonormal bases of compactly supported wavelets , 1988 .

[14]  Anantha P. Chandrakasan,et al.  Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.