A CMOS-CCD signal processor for skew compensation

This paper will cover a CMOS-CCD signal processor with 100mW power consumption for skew compensation in video recorders. Device has three CCD registers merged into one common output circuit, a timing generator, clock drivers, sample and hold and skew detector.

[1]  K. Suzuki,et al.  A CMOS CCD video delay line , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.