论文信息 - Fabrication and characterization of field-plated buried-gate SiC MESFETs

Fabrication and characterization of field-plated buried-gate SiC MESFETs

Silicon carbide (SiC) MESFETs were fabricated using a standard SiC MESFET structure with the application of the "buried-channel" and field-plate (FP) techniques in the process. FPs combined with a buried-gate are shown to be favorable concerning output power density and power-added efficiency (PAE), due to higher breakdown voltage and decreased output conductance. A very high power density of 7.8 W/mm was measured on-wafer at 3 GHz for a two-finger 400-/spl mu/m gate periphery SiC MESFET. The PAE for this device was 70% at class AB bias. Two-tone measurements at 3 GHz /spl plusmn/ 100 kHz indicate an optimum FP length for high linearity operation.

[1] I. Omura,et al. Influence of surface defect charge at AlGaN-GaN-HEMT upon Schottky gate leakage current and breakdown voltage , 2005, IEEE Transactions on Electron Devices.

[2] Investigation of the Scalability of 4H-SiC MESFETs for High Frequency Applications , 2003 .

[3] Lester F. Eastman,et al. Reduced trapping effects and improved electrical performance in buried-gate 4H-SiC MESFETs , 2003 .

[4] M. Manfra,et al. High-breakdown-voltage MESFET with a low-temperature-grown GaAs passivation layer and overlapping gate structure , 1992, IEEE Electron Device Letters.

[5] J. Li,et al. High breakdown voltage GaN HFET with field plate , 2001 .

[6] Christian Brylinski,et al. Study of trapping phenomenon in 4H-SiC MESFETs: dependence on substrate purity , 2003 .

[7] A.W. Morse,et al. S-band operation of SiC power MESFET with 20 W (4.4 W/mm) output power and 60% PAE , 2004, IEEE Transactions on Electron Devices.

[8] Ho-Young Cha,et al. Simulation study on breakdown behavior of field-plate SiC MESFETs , 2004, Proceedings. IEEE Lester Eastman Conference on High Performance Devices, 2004..