Adiabatic CPL Circuits for Sequential Logic Systems
暂无分享,去创建一个
[1] Kazuo Yano,et al. A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic , 1990 .
[2] Yong Moon,et al. Design and analysis of low power memory using efficient charge recovery logic circuits , 2005 .
[3] K. T. Lau,et al. Pass-transistor adiabatic logic with NMOS pull-down configuration , 1998 .
[4] K. W. Ng,et al. Low power flip-flop design based on PAL-2N structure , 2000 .
[5] John S. Denker,et al. 2nd order adiabatic computation with 2N-2P and 2N-2N2P logic circuits , 1995, ISLPED '95.
[6] Jianping Hu,et al. A Lower-Power Register File Based on Complementary Pass-Transistor Adiabatic Logic , 2005, IEICE Trans. Inf. Syst..
[7] Ali Afzali-Kusha,et al. Efficient power clock generation for adiabatic logic , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).
[8] Suhwan Kim,et al. A true single-phase energy-recovery multiplier , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[9] Jan M. Rabaey,et al. Digital Integrated Circuits: A Design Perspective , 1995 .
[10] Jianping Hu,et al. Low-power adiabatic sequential circuits with complementary pass-transistor logic , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..
[11] Seonyoung Lee,et al. Design of a low-power real-time wavelet CODEC circuit , 2005 .