A Three-Phase Frequency Adaptive Digital Phase Locked Loop for Measurement, Control, and Protection in Power Systems

A three-phase phase locked loop (3-Phi PLL) for control and protection in power system applications is presented. The 3-Phi PLL is a frequency adaptive digital system that consists of a positive sequence detector and a single-phase predictive phase locked loop (PPLL). The 3-Phi PLL is fully adaptive in extracting frequency, amplitude, and phase angle in time variant systems. The modeling and mathematical properties of the positive sequence detector and the PPLL are presented. The 3-Phi PLL can accommodate a wide range of frequency and amplitude variations in the presence of noise and disturbances. The 3-Phi PLL is implemented on a field programmable gate array (FPGA). A number of analog-to-digital converters (ADCs) have been evaluated for this application. A successive approximation type ADC offers the best tradeoff between resolution and sampling frequency. The synchronization information is extracted within two cycles of the input signal period. The operation of the 3-Phi is verified for balanced and unbalanced loads in the presence of noise, harmonics, and DC-offsets over a frequency range of a fraction of Hz to a few kHz and over an amplitude range of about 3% to 120% of the nominal voltage.

[1]  F. P. Dawson,et al.  Phase synchronization using zero crossing sampling digital phase-locked loop , 2002, Proceedings of the Power Conversion Conference-Osaka 2002 (Cat. No.02TH8579).

[2]  M.J.H. Sterling,et al.  Reactive power dispatch incorporating voltage stability , 1992 .

[3]  Stephen A. Dyer,et al.  Digital signal processing , 2018, 8th International Multitopic Conference, 2004. Proceedings of INMIC 2004..

[4]  H.S. Timorabadi,et al.  A predictive phase locked loop applicable to utility and non-utility AC power systems , 2006, 2006 IEEE Power Engineering Society General Meeting.

[5]  J. Lewis Blackburn,et al.  Symmetrical Components for Power Systems Engineering , 1993 .

[6]  J.J. Stroker.  Power grid reliability , 2004, IEEE-IAS/PCA 2004 Cement Industry Technical Conference (IEEE Cat. No04CH37518).

[7]  D.G. Holmes,et al.  Improved power converter line synchronisation using an adaptive Discrete Fourier Transform (DFT) , 2002, 2002 IEEE 33rd Annual IEEE Power Electronics Specialists Conference. Proceedings (Cat. No.02CH37289).

[8]  C. Zanne,et al.  Digital synchronization system for the control of self-controlled synchronous machine converters , 1992, [1992] Proceedings of the IEEE International Symposium on Industrial Electronics.

[9]  Stjepan Pavljasevic.  Synchronization to disturbed AC utility network signals in power electronics applications , 2002 .

[10]  C. W. Taylor,et al.  Recording and analyzing the July 2 cascading outage [Western USA power system] , 1997 .

[11]  Mark McGranaghan,et al.  Trends in Power Quality Monitoring P , 2001 .