NanoCMOS folded cascode OTA performances prediction through least-square method

This paper deals with the prediction of folded cascode OTA performances using upcoming CMOS Nano-process. Thus, the least-square method (LSM) is used to predict the CMOS device primary parameters which are generated for 45nm to 22nm CMOS processes. The predicted parameters are comparable to available published data to check the strength of the used LSM Methodology. Then, the impact of Nanometer CMOS on OTA analog basic block design is highlighted. It shows the potentialities of future CMOS processes to provide high speed and high performances analog circuits to design new generation systems demanding very severe requirements.

[1]  G.E. Moore,et al.  No exponential is forever: but "Forever" can be delayed! [semiconductor industry] , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[2]  Manish Kumar,et al.  Design of Fully Differential Operational Amplifier with High Gain, Large Bandwidth and Large Dynamic Range , 2009 .

[3]  A. F. Tasch,et al.  A universal MOSFET mobility degradation model for circuit simulation , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Yu Cao,et al.  Predictive Technology Model for Nano-CMOS Design Exploration , 2006, 2006 1st International Conference on Nano-Networks and Workshops.

[6]  Åke Björck,et al.  Numerical methods for least square problems , 1996 .

[7]  M. Hussein,et al.  An enhanced 130 nm generation logic technology featuring 60 nm transistors optimized for high performance and low power at 0.7 - 1.4 V , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[8]  M. Liang,et al.  A 90-nm CMOS device technology with high-speed, general-purpose, and low-leakage transistors for system on chip applications , 2002, Digest. International Electron Devices Meeting,.

[9]  Samir Ben Salem,et al.  Low power SC CMFB folded cascode OTA optimization , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.

[10]  P. Bai,et al.  A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 /spl mu/m/sup 2/ SRAM cell , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..