Power supply current monitoring techniques for testing PLLs
暂无分享,去创建一个
[1] Charles F. Hawkins,et al. IDDQ testing: A review , 1992, J. Electron. Test..
[2] B. R. Bannister,et al. Testing mixed signal ASICs through the use of supply current monitoring , 1993, Proceedings ETC 93 Third European Test Conference.
[3] William F. Egan,et al. Frequency synthesis by phase lock , 1981 .
[4] Maneesha Dalmia. On power-supply current testing of mixed-signal phase-locked-loops , 1997 .
[5] B. R. Bannister,et al. Can supply current monitoring be applied to the testing of analogue as well as digital portions of mixed ASICs? , 1992, [1992] Proceedings The European Conference on Design Automation.
[6] Ralf Stoffels. Cost effective frequency measurement for production testing: new approaches on PLL testing , 1996, Proceedings International Test Conference 1996. Test and Design Validity.
[7] Prashant Goteti,et al. Hierarchy based statistical fault simulation of mixed-signal ICs , 1996, Proceedings International Test Conference 1996. Test and Design Validity.
[8] Neil Weste,et al. Principles of CMOS VLSI Design , 1985 .
[9] Georges Gielen,et al. Testing of analog integrated circuits based on power-supply current monitoring and discrimination analysis , 1994, Proceedings of IEEE 3rd Asian Test Symposium (ATS).
[10] Dan H. Wolaver,et al. Phase-Locked Loop Circuit Design , 1991 .
[11] Steven D. McEuen. IDDq benefits (digital CMOS testing) , 1991, Digest of Papers 1991 VLSI Test Symposium 'Chip-to-System Test Concerns for the 90's.
[12] André Ivanov,et al. Fault simulation and testing of an OTA biquadratic filter , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.
[13] Linda S. Milor,et al. Detection of catastrophic faults in analog integrated circuits , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[14] Kamran Eshraghian,et al. Principles of CMOS VLSI Design: A Systems Perspective , 1985 .