CMOS RF noise, scaling, and compact modeling for RFIC design

This work presents an analysis of high frequency noise and linearity performance of a 90 nm CMOS process. Measurements are performed for a wide range of nominal gate lengths and bias points at high frequency. Modeling is based on the EKV3 compact model in Spectre RF circuit simulator from Cadence. The model shows correct scalability for noise and linearity accounting for short channel effects (SCEs), such as velocity saturation (VS) and channel length modulation (CLM). Results are presented versus a common measure of channel inversion level, named inversion coefficient. Optimum performance is shown to gradually shift from higher to lower levels of moderate inversion, when scaling from 240 nm to 100 nm. The same trend is observed from investigating the transconductance frequency product (TFP) of a common-source (CS) LNA for technology nodes ranging from 180 nm to 22 nm.

[1]  D.B.M. Klaassen,et al.  RF-distortion in deep-submicron CMOS technologies , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[2]  H. Shichijo,et al.  A Physical Understanding of RF Noise in Bulk nMOSFETs With Channel Lengths in the Nanometer Regime , 2012, IEEE Transactions on Electron Devices.

[3]  E. Vittoz,et al.  Charge-Based MOS Transistor Modeling , 2006 .

[4]  A. Ziel.  Noise in solid state devices and circuits , 1986 .

[5]  Thierry Taris.  MOSFET Modeling for Ultra Low-Power RF Design , 2011 .

[6]  Wei Meng Lim,et al.  A Scalable RFCMOS Noise Model , 2009, IEEE Transactions on Microwave Theory and Techniques.

[7]  P. Heydari,et al.  Ultra-low power RFIC design using moderately inverted MOSFETs: an analytical/experimental study , 2006, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2006.

[8]  Matthias Bucher,et al.  An efficient parameter extraction methodology for the EKV MOST model , 1996, Proceedings of International Conference on Microelectronic Test Structures.

[9]  C. Enz,et al.  MOS transistor modeling for RF IC design , 2000, IEEE Journal of Solid-State Circuits.

[10]  P.W.H. de Vreede,et al.  RF-CMOS Performance Trends , 2000, 30th European Solid-State Device Research Conference.

[11]  Kwyro Lee,et al.  An Accurate Behavioral Model for RF MOSFET Linearity Analysis , 2007, IEEE Microwave and Wireless Components Letters.

[12]  D. Gloria,et al.  Small signal and HF noise performance of 45 nm CMOS technology in mmW range , 2011, 2011 IEEE Radio Frequency Integrated Circuits Symposium.

[13]  Y.-M. Lin,et al.  A Compact RF CMOS Modeling for Accurate High-Frequency Noise Simulation in Sub-100-nm MOSFETs , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Theerachet Soorapanth,et al.  RF Linearity of Short-Channel MOSFETs , 1997 .

[15]  C. C. Enz,et al.  Figure-of-merit for optimizing the current-efficiency of low-power RF circuits , 2011, Proceedings of the 18th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2011.

[16]  Antonios Bazigos,et al.  EKV3 MOSFET Compact Model Documentation, Model Version 301.02 , 2008 .

[17]  Guo-Wei Huang,et al.  Comprehensive Noise Characterization and Modeling for 65-nm MOSFETs for Millimeter-Wave Applications , 2010, IEEE Transactions on Microwave Theory and Techniques.