论文信息 - Multitransputer graphics subsystem

Multitransputer graphics subsystem

Abstract Most recent graphics workstations implement graphics accelerators based on dedicated VLSI chips. The paper proposes a modular architecture using transputers and flexible software routines. A set of transputers with a crossbar connection scheme prepares the drawing. Another set using video RAMs controls a high-resolution colour monitor, each transputer handling a strip on the screen and a colour. Performance using straightforward C routines is 900 trapezoids per second per transputer. The flexible architecture allows the number of transputers to be adapted to the performance required.

Jean-Daniel Nicoud | Ph. Schweizer | J. Nicoud | P. Schweizer

[1] Andy Goris,et al. A Configurable Pixel Cache for Fast Image Generation , 1987, IEEE Computer Graphics and Applications.

[2] Henry Fuchs,et al. VLSI-Architectures for Computer Graphics , 1986, Advances in Computer Graphics.

[3] C. A. R. Hoare,et al. Communicating Sequential Processes (Reprint) , 1983, Commun. ACM.

[4] C. A. R. Hoare,et al. Communicating sequential processes , 1978, CACM.

[5] Jean-Daniel Nicoud. Video RAMs: structure and applications , 1988, IEEE Micro.

[6] Philippe Schweizer. Architecture graphique 3-D parallèle , 1988 .

[7] Frederick P. Brooks,et al. Fast spheres, shadows, textures, transparencies, and imgage enhancements in pixel-planes , 1985, Advances in Computer Graphics.