Implications of voltage and dimension scaling on CMOS testing: the multidimensional testing paradigm

Recent developments and future trends in VLSI/ULSI process and design technologies are introducing new levels of complexity in testing. This paper explains why modern submicron CMOS technologies are stretching test capabilities, making it easier for failures in digital integrated circuits (ICs) to elude test. Submicron transistor technologies are being forced to shift to lower power-supply voltages to maintain the internal electric field in the MOS transistors, and also to reduce power consumption. The consequent reduction of threshold voltage and the increase of leakage current are decreasing the effectiveness of quiescent control monitoring (I/sub DDQ/) testing because the reduced ratio between the MOSFET's on and of currents is making this testing technique impracticable. A possible solution to fault test escape is presented in terms of a new testing methodology: the Multidimensional Testing Paradigm (MTP). This methodology is based on the use of voltage, temperature, and frequency parameterized testing. The impact of device dimension scaling on submicron CMOS digital circuits is illustrated. Bridging faults (BFs), faults causing two physically adjacent node, in the layout of a circuit to be electrically connected to each other, are used as a representative class of fault model, and their effect on the electrical behavior of a simple digital system are described. The traditional analysis of a static gate properties as a function of the short's resistances, based on the use of the gate logic threshold as a pivot, is demonstrated to be inadequate for modern microelectronic technologies. A new, more meaningful classification of BF resistance values is introduced.

[1]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[2]  Edward J. McCluskey,et al.  Quantitative analysis of very-low-voltage testing , 1996, Proceedings of 14th VLSI Test Symposium.

[3]  Katsuhiro Shimohigashi,et al.  Low-voltage ULSI design , 1993 .

[4]  N. D. Arora,et al.  MOSFET Models for VLSI Circuit Simulation: Theory and Practice , 1993 .

[5]  Michel Renovell,et al.  Bridging fault coverage improvement by power supply control , 1996, Proceedings of 14th VLSI Test Symposium.

[6]  Tak H. Ning,et al.  CMOS scaling in the 0.1-µm, 1.X-volt regime for high-performance applications , 1995, IBM Journal of Research and Development.

[7]  Tor A. Fjeldly,et al.  Unified substrate current model for MOSFETs , 1997 .

[8]  Edward J. McCluskey,et al.  "RESISTIVE SHORTS" WITHIN CMOS GATES , 1991, 1991, Proceedings. International Test Conference.

[9]  M. Shur,et al.  Threshold voltage modeling and the subthreshold regime of operation of short-channel MOSFETs , 1993 .

[10]  Sub-0.1 mu m MOSFET modelling and circuit simulation , 1994 .

[11]  D. Burnett,et al.  Implications of fundamental threshold voltage variations for high-density SRAM and logic circuits , 1994, Proceedings of 1994 VLSI Technology Symposium.

[12]  Eugenio García Moreno,et al.  An Improved C∞-Continuous Small-Geometry MOSFET Modeling for Analog Applications , 1997 .

[13]  Joan Figueras,et al.  IDDQ Test and Diagnosis , 1995 .

[14]  M. Kinugawa,et al.  Power-supply voltage impact on circuit performance for half and lower submicrometer CMOS LSI , 1990 .

[15]  Eric Bmls.  Variable supply voltage testing for analogue CMOS and bipolar circuits , 1994 .

[16]  Michele Favalli,et al.  Fault simulation of parametric bridging faults in CMOS IC's , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Tor A. Fjeldly,et al.  Unified MOSFET model , 1992 .

[18]  Bing J. Sheu,et al.  BSIM: Berkeley short-channel IGFET model for MOS transistors , 1987 .

[19]  Christer Svensson,et al.  Trading speed for low power by choice of supply and threshold voltages , 1993 .

[20]  Siegfried Selberherr,et al.  On the lower bounds of CMOS supply voltage , 1996 .

[21]  Edward J. McCluskey,et al.  Very-low-voltage testing for weak CMOS logic ICs , 1993, Proceedings of IEEE International Test Conference - (ITC).