Single-chip MPEG-2 422P@HL CODEC LSI with multi-chip configuration for large scale processing beyond HDTV level

This paper proposes a new architecture for VASA, a single-chip MPEG-2 422P@HL CODEC LSI with multichip configuration for large scale processing beyond the HDTV level, and demonstrates its flexibility and usefulness. This architecture consists of triple encoding cores, a decoding core, a multiplexer/de-multiplexer core, and several dedicated application-specific hardware modules with a hierarchical flexible communication scheme for high-performance data transfer. VASA is the world's first single-chip full-specs MPEG-2 422P@HL CODEC LSI with a multi-chip configuration. The VASA implements MPEG-2 video and system CODEC with generic audio CODEC interfaces. An LSI incorporating the architecture was successfully fabricated using the 0.13 /spl mu/m eight-metal CMOS process. The architecture not only provides an MPEG-2 422P@HL CODEC but also large scale processing beyond the HDTV level for digital cinema and multi-view/-angled live TV applications with a multi-chip configuration. The VASA implementations will lead to a new dimension in future high-quality, high-resolution digital multimedia entertainment.

[1]  H. Kodama,et al.  A 100 mm/sup 2/ 0.95 W single-chip MPEG2 MP@ML video encoder with a 128GOPS motion estimator and a multi-tasking RISC-type controller , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[2]  Hiroshi Ishii,et al.  MPEG2 Based Digital CATV and VOD System on ATM-PON Architecture. , 1996 .

[3]  T. Yoshizawa,et al.  A 99-mm/sup 2/, 0.7-W, single-chip MPEG-2 422P@ML video, audio, and system encoder with a 64-Mbit embedded DRAM for portable 422P@HL encoder system , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[4]  Nobu Matsumoto,et al.  A single-chip MPEG-2 codec based on customizable media microprocessor , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[5]  Yoshiyuki Yashima,et al.  MPEG2 video and audio codec board set for a personal computer , 1995, Proceedings of GLOBECOM '95.

[6]  T. Minami.  A single-chip MPEG2 MP@ML video encoder with multi-chip configuration for a single-board MP@HL encoder , 1998 .

[7]  Y. Nakajima,et al.  An MPEG-2 encoding PC card system for real-time mobile applications , 2000, 2000 Digest of Technical Papers. International Conference on Consumer Electronics. Nineteenth in the Series (Cat. No.00CH37102).

[8]  Y. Harada,et al.  A 0.8 W HDTV video processor with simultaneous decoding of two MPEG2 MP@HL streams and capable of 30 frames/s reverse playback , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[9]  Toshio Kondo,et al.  An MPEG-2 video encoder LSI with scalability for HDTV based on three-layer cooperative architecture , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[10]  Kazuhiro Maeda,et al.  An advanced multimedia processing LSI suitable for HDTV applications , 2001, IEEE Trans. Consumer Electron..

[11]  Tsuyoshi Watanabe,et al.  A 0.8 W HDTV video processor with simultaneous decoding of two MPEG2 MP@HL streams and capable of 30 frames/s reverse playback , 2002 .

[12]  Ken Nakamura,et al.  Development of an HDTV MPEG-2 encoder based on multiple enhanced SDTV encoding LSIs , 2001, ICCE. International Conference on Consumer Electronics (IEEE Cat. No.01CH37182).

[13]  T. Ikenaga,et al.  Two-chip MPEG-2 video encoder , 1996, IEEE Micro.

[14]  Yasuyuki Okumura,et al.  An MPEG2-based digital CATV and VOD system using ATM-PON architecture , 1996, Proceedings of the Third IEEE International Conference on Multimedia Computing and Systems.

[15]  I. Tamitani,et al.  A 1.5-W single-chip MPEG-2 MP@ML video encoder with low power motion estimation and clocking , 1997, IEEE J. Solid State Circuits.

[16]  S. Suzuki,et al.  A 1.2-W single-chip MPEG2 MP@ML video encoder LSI including wide search range (H/spl plusmn/288, V:/spl plusmn/96) motion estimation and 81-MOPS controller , 1998 .