On Hamming Product Codes With Type-II Hybrid ARQ for On-Chip Interconnects
暂无分享,去创建一个
Bo Fu | Paul Ampadu | P. Ampadu | Bo Fu
[1] Giovanni De Micheli,et al. A robust self-calibrating transmission scheme for on-chip networks , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[2] Kaustav Banerjee,et al. Interconnect limits on gigascale integration (GSI) in the 21st century , 2001, Proc. IEEE.
[3] Paul Ampadu,et al. Adaptive Error Control for NoC Switch-to-Switch Links in a Variable Noise Environment , 2008, 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems.
[4] Naresh R. Shanbhag,et al. Coding for systern-on-chip networks: a unified framework , 2004, Proceedings. 41st Design Automation Conference, 2004..
[5] F. Chiaraluce,et al. Extended Hamming product codes analytical performance evaluation for low error rate applications , 2004, IEEE Transactions on Wireless Communications.
[6] Luca Benini,et al. On-Chip Communication Architectures: System on Chip Interconnect , 2008 .
[7] Cecilia Metra,et al. Power Consumption of Fault Tolerant Busses , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[8] Shu Lin,et al. Automatic-repeat-request error-control schemes , 1984, IEEE Communications Magazine.
[9] Wei Zhao. Predictive technology modeling for scaled CMOS , 2009 .
[10] Bashir M. Al-Hashimi,et al. Joint consideration of fault-tolerance, energy-efficiency and performance in on-chip networks , 2007 .
[11] Naresh R. Shanbhag,et al. Energy-efficiency in presence of deep submicron noise , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).
[12] Pasi Liljeberg,et al. Analysis of forward error correction methods for nanoscale networks-on-chip , 2007, Nano-Net.
[13] F. Caignet,et al. The challenge of signal integrity in deep-submicrometer CMOS technology , 2001, Proc. IEEE.
[14] Massimo Violante,et al. Early evaluation of bus interconnects dependability for system-on-chip designs , 2001, VLSI Design 2001. Fourteenth International Conference on VLSI Design.
[15] Wayne P. Burleson,et al. Thermal Impacts on NoC Interconnects , 2007, First International Symposium on Networks-on-Chip (NOCS'07).
[16] Partha Pratim Pande,et al. Design of Low Power & Reliable Networks on Chip Through Joint Crosstalk Avoidance and Multiple Error Correction Coding , 2008, J. Electron. Test..
[17] Yehea I. Ismail,et al. SSMCB: Low-Power Variation-Tolerant Source-Synchronous Multicycle Bus , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.
[18] Cristian Constantinescu,et al. Trends and Challenges in VLSI Circuit Reliability , 2003, IEEE Micro.
[19] Luca Benini,et al. Analysis of error recovery schemes for networks on chips , 2005, IEEE Design & Test of Computers.
[20] Luca Benini,et al. Error control schemes for on-chip communication links: the energy-reliability tradeoff , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[21] Axel Jantsch,et al. A fault model notation and error-control scheme for switch-to-switch buses in a network-on-chip , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).
[22] Daniel J. Costello,et al. Error Control Coding, Second Edition , 2004 .
[23] Bo Fu,et al. A multi-wire error correction scheme for reliable and energy efficient SOC links using hamming product codes , 2008, 2008 IEEE International SOC Conference.
[24] Cecilia Metra,et al. Configurable Error Control Scheme for NoC Signal Integrity , 2007, 13th IEEE International On-Line Testing Symposium (IOLTS 2007).
[25] S. Borkar,et al. An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.
[26] Luca Benini,et al. Networks on chips - technology and tools , 2006, The Morgan Kaufmann series in systems on silicon.
[27] L. Benini,et al. Xpipes: a network-on-chip architecture for gigascale systems-on-chip , 2004, IEEE Circuits and Systems Magazine.
[28] Eby G. Friedman,et al. Repeater design to reduce delay and power in resistive interconnect , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.
[29] Partha Pratim Pande,et al. Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.
[30] Bo Fu,et al. An Energy-Efficient Multiwire Error Control Scheme for Reliable On-Chip Interconnects Using Hamming Product Codes , 2008, VLSI Design.
[31] Ramesh Pyndiah,et al. Near-optimum decoding of product codes: block turbo codes , 1998, IEEE Trans. Commun..
[32] David Wentzlaff,et al. Energy characterization of a tiled architecture processor with on-chip networks , 2003, ISLPED '03.
[33] Shu Lin,et al. Error Control Coding , 2004 .
[34] Chung-Ho Chen,et al. A Systematic Approach for Parallel CRC Computations , 2001, J. Inf. Sci. Eng..