Enhancing ADC resolution through Field Programmable Analog Array dynamic reconfiguration

This work describes an analog reconfiguration technique for acquisition and processing of analog sensor signals that involves field programmable analog arrays (FPAAs) and field programmable gate arrays (FPGAs). The main objective is to exploit their natural reconfiguration capabilities that allow the increase of the analog-to-digital conversion (ADC) resolution and an adaptive post processing of the digital signal. This work is completed by the demonstration of this technique with an NTC temperature sensor signal, increasing the ADC resolution. The proposed system acquires the analog signal with filtering, amplifications and ADC being performed on the FPAA, while dynamically tuning the analog conditioning on the FPAA; after that, the FPGA processes the digital signal and delivers the final result to the end user, also involving the use of an embedded PicoBlaze.

[1]  D.P. Morales,et al.  Merging FPGA and FPAA Reconfiguration Capabilities for IEEE 1451.4 Compliant Smart Sensor Applications , 2007, 2007 3rd Southern Conference on Programmable Logic.

[2]  Sergio Lopez-Buedo,et al.  RNS-enabled digital signal processor design , 2002 .

[3]  Antonio García,et al.  Exploiting Analog and Digital Reconfiguration for Smart Sensor Interfacing , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[4]  A. Baccigalupi,et al.  Field Programmable Analog Arrays for Conditioning Ultrasonic Sensors , 2007, IEEE Sensors Journal.

[5]  Huabiao Qin,et al.  A design of IEEE 1451.2 compliant smart sensor based on the Nios soft-core processor , 2005, IEEE International Conference on Vehicular Electronics and Safety, 2005..

[6]  M. Tartagni,et al.  Signal conditioning for capacitive sensors with field programmable analog arrays , 2005, International Symposium on Signals, Circuits and Systems, 2005. ISSCS 2005..