Neural Network-Based Thermal Simulation of Integrated Circuits on GPUs

With the rising challenges in heat removal in integrated circuits (ICs), the development of thermal-aware computing architectures and run-time management systems has become indispensable to the continuation of IC design scaling. These thermal-aware design technologies of the future strongly depend on the availability of efficient and accurate means for thermal modeling and analysis. These thermal models must have not only the sufficient accuracy to capture the complex mechanisms that regulate thermal diffusion in ICs, but also a level of abstraction that allows for their fast execution for design space exploration. In this paper, we propose an innovative thermal modeling approach for full-chips that can handle the scalability problem of transient heat flow simulation in large 2-D/3-D multiprocessor ICs. This is achieved by parallelizing the computation-intensive task of transient temperature tracking using neural networks and exploiting the computational power of massively parallel graphics processing units. Our results show up to 35× run-time speedup compared to state-of-the-art IC thermal simulation tools while keeping the error lower than 1°C. Speedups scale with the size of the 3-D multiprocessor ICs and our proposed method serves as a valuable design space exploration tool.

[1]  Kevin Skadron,et al.  HotSpot: a compact thermal modeling methodology for early-stage VLSI design , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  J. Butcher Numerical Methods for Ordinary Differential Equations: Butcher/Numerical Methods , 2005 .

[3]  Martin A. Riedmiller,et al.  Rprop - Description and Implementation Details , 1994 .

[4]  James Demmel,et al.  A Supernodal Approach to Sparse Partial Pivoting , 1999, SIAM J. Matrix Anal. Appl..

[5]  Martin D. F. Wong,et al.  Thermal placement for high-performance multichip modules , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.

[6]  Lawrence T. Pileggi,et al.  IC thermal simulation and modeling via efficient multigrid-based approaches , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Sunil P. Khatri,et al.  Introduction to GPU programming for EDA , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[8]  Zhuo Feng,et al.  Multigrid on GPU: Tackling Power Grid Analysis on parallel SIMT platforms , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[9]  Keechul Jung,et al.  GPU implementation of neural networks , 2004, Pattern Recognit..

[10]  Lawrence T. Pileggi,et al.  Efficient full-chip thermal modeling and analysis , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[11]  Valeria Bertacco,et al.  Event-driven gate-level simulation with GP-GPUs , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[12]  Y. Tal,et al.  A simple analytic method for converting standardized IC-package thermal resistances (/spl theta//sub ja/, /spl theta//sub jc/) into a two-resistor model (/spl theta//sub jb,/ /spl theta//sub jt/) , 2001, Seventeenth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (Cat. No.01CH37189).

[13]  Andrew Chi-Sing Leung,et al.  Parallelization of cellular neural networks on GPU , 2008, Pattern Recognit..

[14]  Sung-Mo Kang,et al.  ILLIADS-T: an electrothermal timing simulator for temperature-sensitive reliability diagnosis of CMOS VLSI chips , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  G. B. Kromann,et al.  The development of component-level thermal compact models of a C4/CBGA interconnect technology: the Motorola PowerPC 603/sup TM/ and PowerPC 604/sup TM/ RISC microprocessors , 1996, 1996 Proceedings 46th Electronic Components and Technology Conference.

[16]  Jiang Hu,et al.  GPU-based parallelization for fast circuit optimization , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[17]  Patrice Y. Simard,et al.  Using GPUs for machine learning algorithms , 2005, Eighth International Conference on Document Analysis and Recognition (ICDAR'05).

[18]  Zhiyu Zeng,et al.  Parallel multigrid preconditioning on graphics processing units (GPUs) for robust power grid analysis , 2010, Design Automation Conference.

[19]  K. Stüben,et al.  Multigrid methods: Fundamental algorithms, model problem analysis and applications , 1982 .

[20]  Tajana Simunic,et al.  Static and Dynamic Temperature-Aware Scheduling for Multiprocessor SoCs , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  David Atienza,et al.  Energy-efficient variable-flow liquid cooling in 3D stacked architectures , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[22]  J. Lambert Numerical Methods for Ordinary Differential Equations , 1991 .

[23]  A. Abdel-azim Fundamentals of Heat and Mass Transfer , 2011 .

[24]  Charlie Chung-Ping Chen,et al.  3-D Thermal-ADI: a linear-time chip level transient thermal simulator , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[25]  P. J. Narayanan,et al.  High Performance Pattern Recognition on GPU , 2008 .

[26]  E.G.T. Bosch Thermal compact models: an alternative approach , 2003 .

[27]  Michael Garland,et al.  Efficient Sparse Matrix-Vector Multiplication on CUDA , 2008 .

[28]  Zhuo Feng,et al.  Fast thermal analysis on GPU for 3D-ICs with integrated microchannel cooling , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[29]  David Atienza,et al.  Neural network based on-chip thermal simulator , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[30]  Hafizur Rahaman,et al.  Thermal-Aware Placement of Standard Cells and Gate Arrays: Studies and Observations , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.

[31]  Kevin Skadron,et al.  The need for a full-chip and package thermal model for thermally optimized IC designs , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..

[32]  Ieee Circuits,et al.  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems information for authors , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[33]  David Atienza,et al.  3D-ICE: Fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[34]  S. Hyakin,et al.  Neural Networks: A Comprehensive Foundation , 1994 .