Retiming and clock scheduling for digital circuit optimization

This paper investigates the application of simultaneous retiming and clock scheduling for optimizing synchronous circuits under setup and hold constraints. Two optimization problems are explored: (1) clock period minimization and (2) tolerance maximization to clock-signal delay variations. Exact mixed-integer linear programming formulations and efficient heuristics are given for both problems. When both long and short paths are considered, circuits optimized by the combined application of retiming and clock scheduling can achieve shorter clock periods or demonstrate greater tolerance to clock-signal delay variations than circuits optimized by retiming or clock scheduling. Experiments with benchmark circuits demonstrate the effectiveness of the combined optimization. In comparison with the best result obtained by either of the two optimizations, the joint application of retiming and clock scheduling increased operating speeds by more than 8% on the average. It also increased tolerance to clock delay variations by an average of 12% over a broad range of target clock frequencies. Larger relative improvements were achieved for shorter clock periods, thus suggesting that simultaneous retiming and clock scheduling can play an important role in high-speed design.

[1]  Marios C. Papaefthymiou Understanding retiming through maximum average-weight cycles , 1991, SPAA '91.

[2]  Sujit Dey,et al.  Retiming sequential circuits to enhance testability , 1994, Proceedings of IEEE VLSI Test Symposium.

[3]  Robert K. Brayton,et al.  Retiming of circuits with single phase transparent latches , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[4]  Carl Ebeling,et al.  The practical application of retiming to the design of high-performance systems , 1993, ICCAD.

[5]  Marios C. Papaefthymiou,et al.  Maximizing performance by retiming and clock skew scheduling , 1999, DAC '99.

[6]  Edwin Hsing-Mean Sha,et al.  Retiming and clock skew for synchronous systems , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[7]  Hans-Georg Martin Retiming by combination of relocation and clock delay adjustment , 1993, Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference.

[8]  Eby G. Friedman,et al.  Retiming with non-zero clock skew, variable register, and interconnect delay , 1994, ICCAD.

[9]  C. E. Leiserson,et al.  Optimal Retiming of Multi-Phase, Level-Clocked Circuits , 1991 .

[10]  Sujit Dey,et al.  Resynthesis and Retiming for Optimum Partial Scan , 1994, 31st Design Automation Conference.

[11]  Eby G. Friedman,et al.  Retiming With Non-zero Clock Skew, Variable Register, and Interconnect Delay , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[12]  Marios C. Papaefthymiou,et al.  DelaY: An Efficient Tool for Retiming with Realistic Delay Modeling , 1995, 32nd Design Automation Conference.

[13]  Marios C. Papaefthymiou,et al.  TIM: A Timing Package for Two-Phase, Level-Clocked Circuitry , 1993, 30th ACM/IEEE Design Automation Conference.

[14]  Marios C. Papaefthymiou,et al.  Optimizing two-phase, level-clocked circuitry , 1997, JACM.

[15]  Carl Ebeling,et al.  Optimal Retiming of Multi-Phase, Level-Clocked Circuits , 1991 .

[16]  Jens Vygen,et al.  Cycle time and slack optimization for VLSI-chips , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[17]  Sachin S. Sapatnekar,et al.  Clock Skew Optimization , 1999 .

[18]  Carl Ebeling,et al.  The practical application of retiming to the design of high-performance systems , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[19]  Eby G. Friedman,et al.  Incorporating interconnect, register, and clock distribution delays into the retiming process , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  Eby G. Friedman Clock distribution networks in VLSI circuits and systems , 1995 .

[21]  José C. Monteiro,et al.  Retiming sequential circuits for low power , 1993, ICCAD.

[22]  Sachin S. Sapatnekar,et al.  A graph-theoretic approach to clock skew optimization , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[23]  Sachin S. Sapatnekar,et al.  A fresh look at retiming via clock skew optimization , 1995, DAC '95.

[24]  Eby G. Friedman,et al.  Optimal clock skew scheduling tolerant to process variations , 1996, DAC '96.