Nexus: an asynchronous crossbar interconnect for synchronous system-on-chip designs

Asynchronous circuits can provide an elegant and high performance interconnect solution for synchronous system-on-chip (SoC) designs with multiple clock domains. This 'globally asynchronous, locally synchronous' (GALS) approach simplifies global timing and synchronization problems, improving performance, reliability, and development time. Fulcrum Microsystems' SoC interconnect, 'Nexus', includes a 16 port, 36 bit asynchronous crossbar which connects via asynchronous channels to clock domain converters for each synchronous module. Each synchronous module has its own local clock domain, and can send a variable length burst of data to any other module. In TSMC's 130 nm LV low-K process, the system achieves 1.35 GHz at 1.2 V with less than 5 mm/sup 2/ area. Power scales linearly with bandwidth, from a few mW of leakage to 8 W at the peak 780 Gb/s cross-section bandwidth. Latency through the interconnect is 2 ns plus 1/2 to 2/3 clock cycles of the receiving module. This compares favorably with other SoC interconnect solutions that have less bandwidth, higher energy per transfer and longer latencies. Nexus is an innovative and comprehensive solution to the challenge of SoC interconnect.

[1]  Kenneth S. Stevens,et al.  Energy and performance models for clocked and asynchronous communication , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..

[2]  Mark R. Greenstreet,et al.  Efficient self-timed interfaces for crossing clock domains , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..

[3]  Alain J. Martin The limitations to delay-insensitivity in asynchronous circuits , 1990 .

[4]  Andrew M Lines,et al.  Pipelined Asynchronous Circuits , 1998 .

[5]  Peter Robinson,et al.  Point to point GALS interconnect , 2002, Proceedings Eighth International Symposium on Asynchronous Circuits and Systems.

[6]  Paul I. Pénzes,et al.  The design of an asynchronous MIPS R3000 microprocessor , 1997, Proceedings Seventeenth Conference on Advanced Research in VLSI.

[7]  William John Bainbridge,et al.  Delay insensitive system-on-chip interconnect using 1-of-4 data encoding , 2001, Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001.