Electrostatic discharge (ESD) protection in silicon-on-insulator (SOI) CMOS technology with aluminum and copper interconnects in advanced microprocessor semiconductor chips

This paper discusses the electrostatic discharge (ESD) robustness of silicon-on-insulator (SOI) high-pin-count high-performance semiconductor chips. The ESD results demonstrate that sufficient ESD protection levels are achievable in SOI microprocessors using lateral ESD SOI polysilicon-bound gated diodes without the need for additional masking steps, process implants or ESD design area.

[1]  D. Kramer,et al.  A 580 MHz RISC microprocessor in SOI , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[2]  Tak H. Ning,et al.  CMOS scaling in the 0.1-µm, 1.X-volt regime for high-performance applications , 1995, IBM Journal of Research and Development.

[3]  M. Sherony,et al.  Silicon-on-insulator dynamic threshold ESD networks and active clamp circuitry , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[4]  Steven H. Voldman.  The impact of MOSFET technology evolution and scaling on electrostatic discharge protection , 1998 .

[5]  E. Leobandung,et al.  Partially-depleted SOI technology for digital logic , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[6]  S.H. Voldman.  ESD robustness and scaling implications of aluminum and copper interconnects in advanced semiconductor technology , 1997, Proceedings Electrical Overstress/Electrostatic Discharge Symposium.

[7]  Chenming Hu.  Low-voltage CMOS device scaling , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[8]  Steven H. Voldman,et al.  High-current transmission line pulse characterization of aluminum and copper interconnects for advanced CMOS semiconductor technologies , 1998, 1998 IEEE International Reliability Physics Symposium Proceedings. 36th Annual (Cat. No.98CH36173).

[9]  S. Ramaswamy,et al.  Heat flow analysis for EOS/ESD protection device design in SOI technology , 1997 .

[10]  F. Assaderaghi,et al.  Dynamic Threshold Body- And Gate-coupled SOI ESD Protection Networks , 1997, Proceedings Electrical Overstress/Electrostatic Discharge Symposium.

[11]  Ghavam G. Shahidi,et al.  CMOS-on-SOI ESD protection networks☆ , 1998 .

[12]  J. Colinge.  Silicon-on-Insulator Technology: Materials to VLSI , 1991 .

[13]  Robin Williams,et al.  Electrostatic discharge protection in silicon-on-insulator technology , 1999, 1999 IEEE International SOI Conference. Proceedings (Cat. No.99CH36345).

[14]  R. Gauthier,et al.  Semiconductor process and structural optimization of shallow trench isolation-defined and polysilicon-bound source/drain diodes for ESD networks , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[15]  G. Groeseneken,et al.  Analysis of Snapback in Soi nMosfets and its Use for an Soi Esd Protection Circuit , 1992, 1992 IEEE International SOI Conference.

[16]  S.H. Voldman.  The impact of technology evolution and scaling on electrostatic discharge (ESD) protection in high-pin count high-performance microprocessors , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).