The Architecture value engine: Measuring and delivering sustainable SoC improvement

The value of semiconductor-based systems continues to increase rapidly especially when considering the cost associated with building it. As such, Moore's Law has become a law associated broadly with value growth instead of pure performance growth. While semiconductor nodes continue to provide value albeit at a slower rate, it is design factors that ensure value is indeed filtered down to the final product. In this paper we assess the impact of architecture improvements in the value trends associated with key industry drivers such as mobile (smartphone) systems. We attempt to measure the delivered value and to understand the contribution of Architecture as a fundamental engine for improvement in coming decades.

[1]  Karel De Vogeleer,et al.  The Energy/Frequency Convexity Rule: Modeling and Experimental Validation on Mobile Devices , 2013, PPAM.

[2]  Jaehyuk Huh,et al.  Big or Little: A Study of Mobile Interactive Applications on an Asymmetric Multi-core Platform , 2015, 2015 IEEE International Symposium on Workload Characterization.

[3]  Norman P. Jouppi,et al.  Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers , 1990, [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.

[4]  James E. Smith,et al.  Complexity-Effective Superscalar Processors , 1997, Conference Proceedings. The 24th Annual International Symposium on Computer Architecture.

[5]  Dean M. Tullsen,et al.  Simultaneous multithreading: Maximizing on-chip parallelism , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.

[6]  Karthikeyan Sankaralingam,et al.  A Detailed Analysis of Contemporary ARM and x86 Architectures , 2013 .