A Formal Top-Down Design Process for Mixed-Signal Circuits
暂无分享,去创建一个
Version 1a, October 2001 With mixed-signal designs becoming more complex and time-to-market windows shrinking, designers cannot hope to keep up unless they change the way they design. They must adopt a more formal process for design and verification: top-down design. It involves more than simply a cursory design of the circuit block diagram before designing the blocks. Rather, it requires developing and following a formal verification plan and an incremental and methodical approach for transforming the design from a abstract block diagram to a detailed transistor-level implementation.
[1] Craig Force,et al. Testing the design: the evolution of test simulation , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[2] Ken Kundert,et al. The designer's guide to Verilog-AMS , 2004 .
[3] Ernst Christen,et al. VHDL 1076.1-analog and mixed-signal extensions to VHDL , 1996, Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition.
[4] Ernst Christen,et al. Vhdl-ams---a hardware description language for analog and mixed-signal applications , 1999 .