A transient analysis of latchup in bulk CMOS

This paper presents an analytical model of transient latchup in bulk CMOS that predicts the time-dependent current and voltage characteristics of the parasitic p-n-p-n structure. Not only does the model describe the conditions for transient latchup, but it also predicts a previously unreported phenomenon of dynamic recovery, which we have verified experimentally. Compact Stability criteria are presented for the p-n-p-n structure that delineate the roles of ramp rate and circuit parameters.

[1]  Donald B. Estreich.  The physics and modeling of latch-up and CMOS integrated circuits , 1980 .

[2]  A. Ochoa,et al.  Latch-Up Control in CMOS Integrated Circuits , 1979, IEEE Transactions on Nuclear Science.

[3]  H. Momose,et al.  Improved Modeling of CMOS Latch-Up and VLSI Implications , 1982, 1982 Symposium on VLSI Technology. Digest of Technical Papers.

[4]  A. Ochoa,et al.  Latch-Up Elimination in Bulk CMOS LSI Circuits , 1980, IEEE Transactions on Nuclear Science.

[5]  W.D. Raburn.  A model for the parasitic SCR in bulk CMOS , 1980, 1980 International Electron Devices Meeting.