Low cost test vector compression/decompression scheme for circuits with a reconfigurable serial multiplier
暂无分享,去创建一个
[1] Wenjing Rao,et al. Test application time and volume compression through seed overlapping , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[2] B. Koneman,et al. LFSR-Coded Test Patterns for Scan Designs , 1993 .
[3] Nur A. Touba,et al. Test vector decompression via cyclical scan chains and its application to testing core-based designs , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[4] Brion L. Keller,et al. A SmartBIST variant with guaranteed encoding , 2001, Proceedings 10th Asian Test Symposium.
[5] Nur A. Touba,et al. 3-stage variable length continuous-flow scan vector decompression scheme , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..
[6] Nilanjan Mukherjee,et al. Embedded deterministic test for low cost manufacturing test , 2002, Proceedings. International Test Conference.
[7] Krishnendu Chakrabarty,et al. Frequency-directed run-length (FDR) codes with application to system-on-a-chip test data compression , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.
[8] B. Koenemann. LFSR-coded test patterns for scan designs , 1991 .
[9] Christos A. Papachristou,et al. Multiscan-based test compression and hardware decompression using LZ77 , 2002, Proceedings. International Test Conference.
[10] Nur A. Touba,et al. Scan vector compression/decompression using statistical coding , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).
[11] Charles G. Cullen. Linear algebra with applications , 1988 .
[12] R. Ravi,et al. Optimal Circuits for Parallel Multipliers , 1998, IEEE Trans. Computers.