Difference Decision Diagrams

This paper describes a newdata structure, difference decision diagrams (DDDs), for representing a Boolean logic over inequalities of the form x-y ≤ c where the variables are integer or real-valued.We give algorithms for manipulating DDDs and for determining validity, satisfiability, and equivalence. DDDs enable an efficient verification of timed systems modeled as, for example, timed automata or timed Petri nets, since both the states and their associated timing information are represented symbolically, similar to how BDDs represent Boolean predicates. We demonstrate the efficiency of DDDs by analyzing a timed system and compare the results with the tools KRONOS and UPPAAL.

[1]  Sérgio Vale Aguiar Campos,et al.  Computing quantitative characteristics of finite-state real-time systems , 1994, 1994 Proceedings Real-Time Systems Symposium.

[2]  Sergio Yovine,et al.  Model Checking Timed Automata , 1996, European Educational Forum: School on Embedded Systems.

[3]  Amir Pnueli,et al.  Data-Structures for the Verification of Timed Automata , 1997, HART.

[4]  J. Burch.  Trace algebra for automatic verification of real-time concurrent systems , 1992 .

[5]  Rajeev Alur,et al.  The Theory of Timed Automata , 1991, REX Workshop.

[6]  Tomas Rokicki.  Representing and modeling digital circuits , 1994 .

[7]  Chris J. Myers,et al.  Efficient timing analysis algorithms for timed state space exploration , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[8]  David Notkin,et al.  Combining Constraint Solving and Symbolic Model Checking for a Class of a Systems with Non-linear Constraints , 1997, CAV.

[9]  Robin Milner,et al.  Communication and concurrency , 1989, PHI Series in computer science.

[10]  Henrik Reif Andersen,et al.  Fully Symbolic Model Checking of Timed Systems using Difference Decision Diagrams , 2001, SMC@FLoC.

[11]  Chris J. Myers,et al.  Automatic Verification of Timed Circuits , 1994, CAV.

[12]  Conrado Daws,et al.  Two examples of verification of multirate timed automata with Kronos , 1995, Proceedings 16th IEEE Real-Time Systems Symposium.

[13]  R. K. Shyamasundar,et al.  Introduction to algorithms , 1996 .

[14]  Amir Pnueli,et al.  Some Progress in the Symbolic Verification of Timed Automata , 1997, CAV.

[15]  Chris J. Myers,et al.  Verification of Timed Systems Using POSETs , 1998, CAV.

[16]  Henrik Reif Andersen,et al.  On the Symbolic Verification of Timed Systems , 1999, CAV 1999.

[17]  Edmund M. Clarke,et al.  Design and Synthesis of Synchronization Skeletons Using Branching-Time Temporal Logic , 1981, Logic of Programs.

[18]  Joseph Sifakis,et al.  Automatic Verification Methods for Finite State Systems , 1989, Lecture Notes in Computer Science.

[19]  Stavros Tripakis,et al.  The Tool KRONOS , 1996, Hybrid Systems.

[20]  Conrado Daws,et al.  Verifying ET-LOTOS programmes with KRONOS , 1994, FORTE.

[21]  David L. Dill,et al.  Approximations for verifying timing properties , 1994 .

[22]  Felice Balarin,et al.  Approximate reachability analysis of timed automata , 1996, 17th IEEE Real-Time Systems Symposium.

[23]  Wang Yi,et al.  Efficient Timed Reachability Analysis Using Clock Difference Diagrams , 1998, CAV.

[24]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[25]  Sergio Yovine,et al.  KRONOS: a verification tool for real-time systems , 1997, International Journal on Software Tools for Technology Transfer.

[26]  Wang Yi,et al.  Uppaal in a nutshell , 1997, International Journal on Software Tools for Technology Transfer.

[27]  M. Diaz,et al.  Modeling and Verification of Time Dependent Systems Using Time Petri Nets , 1991, IEEE Trans. Software Eng..

[28]  Thomas A. Henzinger,et al.  Symbolic Model Checking for Real-Time Systems , 1994, Inf. Comput..

[29]  Rajeev Alur,et al.  Verifying Automata Specifications of Probabilistic Real-time Systems , 1991, REX Workshop.

[30]  Grzegorz Rozenberg,et al.  Real-Time: Theory in Practice: Rex Workshop, Mook, the Netherlands, June 3-7, 1991: Proceedings , 1992 .

[31]  Wang Yi,et al.  UPPAAL in 1995 , 1996, TACAS.

[32]  Hans Toetenel,et al.  Partition Refinement in Real-Time Model Checking , 1998, FTRTFT.

[33]  David L. Dill,et al.  Timing Assumptions and Verification of Finite-State Concurrent Systems , 1989, Automatic Verification Methods for Finite State Systems.