FFT Algorithms Evaluation on a Homogeneous Multi-processor System-on-Chip

This paper presents the evaluation of radix-2, radix-4 and radix-8 algorithms for N-point FFTs on a homogeneous Multi-Processor System-on-Chip, prototyped on FPGA device. The evaluation of the algorithms was done analysing profiling of the algorithms in comparison to a single processor architecture. The performance were evaluated in terms of required clock cycles, achieved speed-up and parallelization efficiency. The analysis showed for each algorithm how the parallelization efficiency grows moving from small to larger FFTs. Moreover the comparison between the different implementations showed the parallelization properties of each algorithm. Radix-2 algorithm shows the best speed-up and parallelization efficiency while radix-4 gives the best performance in terms of required clock cycles.

[1]  Wen-Hsiang Hu,et al.  Parallel FFT Algorithms on Network-on-Chips , 2008, Fifth International Conference on Information Technology: New Generations (itng 2008).

[2]  Youngsoo Kim,et al.  Designing real-time H.264 decoders with dataflow architectures , 2005, 2005 Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'05).

[3]  Jari Nurmi,et al.  Implementation of a 64-point FFT on a Multi-Processor System-on-Chip , 2009, 2009 Ph.D. Research in Microelectronics and Electronics.

[4]  Ahmed Amine Jerraya,et al.  Multiprocessor System-on-Chip (MPSoC) Technology , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Michel Robert,et al.  Application Case Studies on HS-Scale, a MP-SOC for Embbeded Systems , 2007, 2007 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation.

[6]  Woon-Seng Gan,et al.  A Low-Cost 256-Point FFT Processor for Portable Speech and Audio Applications , 2007, 2007 International Symposium on Integrated Circuits.

[7]  André B. J. Kokkeler,et al.  Cognitive Radio Design on an MPSoC Reconfigurable Platform , 2007, 2007 2nd International Conference on Cognitive Radio Oriented Wireless Networks and Communications.

[8]  J. Tukey,et al.  An algorithm for the machine calculation of complex Fourier series , 1965 .

[9]  Martin Cadík,et al.  FFT and Convolution Performance in Image Filtering on GPU , 2006, Tenth International Conference on Information Visualisation (IV'06).

[10]  Abbes Amira,et al.  A reconfigurable coprocessor for high-resolution image filtering in real time , 2003, 10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003.

[11]  Jari Nurmi,et al.  General-Purpose Embedded Processor Cores – The COFFEE RISC Example , 2007 .

[12]  T. Ahonen,et al.  Hierarchically Heterogeneous Network-on-Chip , 2007, EUROCON 2007 - The International Conference on "Computer as a Tool".

[13]  Grant Martin,et al.  Overview of the MPSoC design challenge , 2006, 2006 43rd ACM/IEEE Design Automation Conference.