Investigation of etching method for fabricating deep through holes on ultra-high resistivity silicon*

In this paper, the etching characteristics of the ultra-high resistivity silicon (UHRS) by using the Bosch process were investigated. The experimental results indicated that the sulfur hexafluoride flux, the temperature of the substrate, the platen power and the etching intermittence had important influence on the etching rate and the etching morphology of the UHRS. The profiles and morphologies of sidewall were characterized with scanning electron microscopy (SEM). By using an improved three-stage Bosch process, 380- μ m deep through holes were fabricated on the UHRS with the average etching rate of about 3.14 μ m/min. Meanwhile, the fabrication mechanism of deep through holes on the UHRS by using the three-stage Bosch process was illustrated on the basis of the experimental results.

[1]  Reza Ghodssi,et al.  Microfabrication of 3D silicon MEMS structures using gray-scale lithography and deep reactive ion et , 2005 .

[2]  Likarn Wang,et al.  Performance improvement of p-type silicon solar cells with thin silicon films deposited by low pressure chemical vapor deposition method , 2013 .

[3]  S. J. Bleiker,et al.  High-Aspect-Ratio Through Silicon Vias for High-Frequency Application Fabricated by Magnetic Assembly of Gold-Coated Nickel Wires , 2015, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[4]  Yi Shi,et al.  Reduction of Reactive-Ion Etching-Induced Ge Surface Roughness by SF6/CF4 Cyclic Etching for Ge Fin Fabrication* , 2015 .

[5]  Se-Geun Park,et al.  Characterization of a modified Bosch-type process for silicon mold fabrication , 2005 .

[6]  Banqiu Wu,et al.  High aspect ratio silicon etch: A review , 2010 .

[7]  Wmm Erwin Kessels,et al.  Determining the material structure of microcrystalline silicon from Raman spectra , 2003 .

[8]  Daniel F. Baldwin,et al.  High density, high aspect ratio through-wafer electrical interconnect vias for MEMS packaging , 2003 .

[9]  Silicon etch using SF6/C4F8/Ar gas mixtures , 2014 .

[10]  G. Yeom,et al.  Residual stress on nanocrystalline silicon thin films deposited under energetic ion bombardment by using internal ICP-CVD , 2009 .

[11]  Z. Ren,et al.  Inductively coupled plasma etching of tapered via in silicon for MEMS integration , 2015 .

[12]  Young Hoon Lee,et al.  Silicon doping effects in reactive plasma etching , 1986 .

[13]  Olivier Marcelot,et al.  Enhanced Near-Infrared Response CMOS Image Sensors Using High-Resistivity Substrate: Photodiodes Design Impact on Performances , 2016, IEEE Transactions on Electron Devices.

[14]  Shouliang Lai,et al.  Aspect ratio dependent etching lag reduction in deep silicon etch processes , 2006 .

[15]  E. Gogolides,et al.  Si etching in high-density SF 6 plasmas for microfabrication: surface roughness formation , 2004 .

[16]  S. J. Bleiker,et al.  Very high aspect ratio through-silicon vias (TSVs) fabricated using automated magnetic assembly of nickel wires , 2012 .

[17]  Ronan Sauleau,et al.  Efficient CMOS Systems With Beam–Lead Interconnects for Space Instruments , 2015, IEEE Transactions on Terahertz Science and Technology.

[18]  Rui Li,et al.  Embedded Wafer Level Packaging for 77-GHz Automotive Radar Front-End With Through Silicon Via and its 3-D Integration , 2013, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[19]  In situ measurement of aspect ratio dependent etch rates of polysilicon in an inductively coupled fluorine plasma , 2001 .

[20]  Chih-Kung Lee,et al.  Etching submicrometer trenches by using the Bosch process and its application to the fabrication of antireflection structures , 2005 .