A 2Gbps and 7-multiplexing CDMA serial receiver chip for highly flexible robot control system
暂无分享,去创建一个
M. Sasaki | A. Iwata | M. Shiozaki | T. Mukai | M. Ono
[1] Zhiwei Xu,et al. A 2.7 Gb/s CDMA-interconnect transceiver chip set with multi-level signal data recovery for re-configurable VLSI systems , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[2] T. Matsuoka,et al. DS-CDMA wired bus with simple interconnection topology for parallel processing system LSIs , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).