CACBR: Congestion Aware Cluster Buffer base routing algorithm with minimal cost on NOC

Congestion aware routing algorithm enhanced the Network on Chip (NoC) performance and power consumption. The main assignment to reach this goal is to select the most proper congestion parameters along with the accuracy of collecting the congestion data. Congestion detection can be perceived while monitoring the network resources (for example monitoring the free buffers of nodes) or predicting the network traffic injection rate. The network monitoring has communication overheads as the number of nodes extend, and predicting the traffic injection rate has communication overhead along with processing overhead. In a congestion aware routing algorithm, after determining possible paths, the selection function chooses a path among the suggested ones, using the congestion detection function. In this paper, congestion detection investigates the free resources of the next cluster (neighbor). This method is distinguished in two phases. In the first phase, candidate paths will be selected by a minimal adaptive algorithm, and in the next phase, the cluster’s congestion information will be sent to the selected node in order to select the best path among the suggested paths. There has been no extra signal added to the network to transfer the congestion information. In order to ensure deadlock freedom of the routing algorithm, turn restriction and virtual channels are used. Experimental results can clearly prove the improvements of average delay and network performance, whereas the average delay is reduced by 13% and 2.5% based on the traffic patterns used, and network performance gained 9% and 57% direct improvement on the algorithm output.

[1]  Dezun Dong,et al.  HARE: History-Aware Adaptive Routing Algorithm for Endpoint Congestion in Networks-on-Chip , 2018, International Journal of Parallel Programming.

[2]  An-Yeu Wu,et al.  Traffic-thermal mutual-coupling co-simulation platform for three-dimensional Network-on-Chip , 2010, Proceedings of 2010 International Symposium on VLSI Design, Automation and Test.

[3]  Xiaohang Wang,et al.  Unbiased Regional Congestion Aware Selection Function for NoCs , 2015, NOCS.

[4]  William J. Dally,et al.  Route packets, not wires: on-chip inteconnection networks , 2001, DAC '01.

[5]  Ming Li,et al.  DyXY - a proximity congestion-aware deadlock-free dynamic routing method for network on chip , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[6]  Bo Yang,et al.  LBFT: a fault-tolerant routing algorithm for load-balancing network-on-chip based on odd–even turn model , 2016, The Journal of Supercomputing.

[7]  John Kim,et al.  Contention-based congestion management in large-scale networks , 2016, 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[8]  Sudhakar Yalamanchili,et al.  Interconnection Networks , 2011, Encyclopedia of Parallel Computing.

[9]  Marc Sevaux,et al.  Application-aware Multi-Objective Routing based on Genetic Algorithm for 2D Network-on-Chip , 2018, Microprocess. Microsystems.

[10]  F. Safaei,et al.  A novel congestion-aware and adaptive routing algorithm in mesh-based Networks-on-Chip with segmentation , 2017, 2017 19th International Symposium on Computer Architecture and Digital Systems (CADS).

[11]  Jie Wu,et al.  Efficient Regional Congestion Awareness (ERCA) for Load Balance with Aggregated Congestion Information , 2017, 2017 25th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP).

[12]  Farshad Safaei,et al.  A novel power efficient adaptive RED-based flow control mechanism for networks-on-chip , 2016, Comput. Electr. Eng..

[13]  Radu Marculescu,et al.  DyAD - smart routing for networks-on-chip , 2004, Proceedings. 41st Design Automation Conference, 2004..

[14]  Stephen W. Keckler,et al.  Regional congestion awareness for load balance in networks-on-chip , 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture.

[15]  John Kim,et al.  Footprint: Regulating routing adaptiveness in Networks-on-Chip , 2017, 2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA).

[16]  Natalie D. Enright Jerger,et al.  DBAR: An efficient routing algorithm to support multiple concurrent applications in networks-on-chip , 2011, 2011 38th Annual International Symposium on Computer Architecture (ISCA).