Fault tolerant arithmetic with applications in nanotechnology based systems
暂无分享,去创建一个
[1] D. H. Jacobsohn,et al. A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..
[2] Michael Nicolaidis,et al. Fault-Secure Parity Prediction Arithmetic Operators , 1997, IEEE Des. Test Comput..
[3] Behrooz Parhami,et al. Computer arithmetic - algorithms and hardware designs , 1999 .
[4] Pinaki Mazumder,et al. Digital circuit applications of resonant tunneling devices , 1998, Proc. IEEE.
[5] Takao Waho,et al. A Novel Functional Logic Gate Using Resonant-Tunneling Devices for Multiple-Valued Logic Applications , 1996 .
[6] Janak H. Patel,et al. Concurrent Error Detection in ALU's by Recomputing with Shifted Operands , 1982, IEEE Transactions on Computers.
[7] Jie Han,et al. A system architecture solution for unreliable nanoelectronic devices , 2002 .
[8] Pinaki Mazumder,et al. Compact signed-digit adder using multiple-valued logic , 1997, Proceedings Seventeenth Conference on Advanced Research in VLSI.