Delay Test for Diagnosis of Power Switches

Power switches are used as a part of the power-gating technique to reduce the leakage power of a design. To the best of our knowledge, this is the first report in open literature to show a systematic diagnosis method for accurately diagnosing power switches. The proposed diagnosis method utilizes the recently proposed design-for-test solution for efficient testing of power switches in the presence of process, voltage, and temperature variation. It divides power switches into segments such that any faulty power switch is detectable, thereby achieving high diagnosis accuracy. The proposed diagnosis method is validated through SPICE simulation using a number of ISCAS benchmarks synthesized with a 90-nm gate library. Simulation results show that, when considering the influence of process variation, the worst case loss of accuracy is less than 4.5%; it is less than 12% when considering VT variations.

[1]  D. Acharyya,et al.  Rigorous Extraction of Process Variations for 65-nm CMOS Design , 2009, IEEE Transactions on Semiconductor Manufacturing.

[2]  Bashir M. Al-Hashimi,et al.  A Fast and Accurate Process Variation-Aware Modeling Technique for Resistive Bridge Defects , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Robert C. Aitken,et al.  Low Power Methodology Manual - for System-on-Chip Design , 2007 .

[4]  Krishnendu Chakrabarty,et al.  A BIST scheme for testing and repair of multi-mode power switches , 2011, 2011 IEEE 17th International On-Line Testing Symposium.

[5]  Patrick Girard.  Survey of low-power testing of VLSI circuits , 2002, IEEE Design & Test of Computers.

[6]  A. Arulmurugan,et al.  Survey of low power testing of VLSI circuits , 2012, 2012 International Conference on Computer Communication and Informatics.

[7]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[8]  J.A. Waicukauski,et al.  Failure diagnosis of structured VLSI , 1989, IEEE Design & Test of Computers.

[9]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[10]  Bashir M. Al-Hashimi,et al.  Diagnosis of Multiple-Voltage Design With Bridge Defect , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Ching-Hwa Cheng,et al.  Using Clock-Vdd to Test and Diagnose the Power-Switch in Power-Gating Circuit , 2007, 25th IEEE VLSI Test Symposium (VTS'07).

[12]  Sandeep Kumar Goel,et al.  Testing and diagnosis of power switches in SOCs , 2006, Eleventh IEEE European Test Symposium (ETS'06).

[13]  Krishnendu Chakrabarty,et al.  Signature Analysis for Testing, Diagnosis, and Repair of Multi-mode Power Switches , 2011, 2011 Sixteenth IEEE European Test Symposium.

[14]  Mohammad Tehranipoor,et al.  Test of Power Management Structures , 2010 .

[15]  Yi-Min Jiang,et al.  A Power Network Synthesis Method for Industrial Power Gating Designs , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[16]  David Flynn,et al.  Improved DFT for Testing Power Switches , 2011, 2011 Sixteenth IEEE European Test Symposium.

[17]  Sandip Kundu,et al.  Power Issues During Test , 2010 .