A 57.9-to-68.3GHz 24.6mW frequency synthesizer with in-phase injection-coupled QVCO in 65nm CMOS
暂无分享,去创建一个
[1] A.A. Abidi,et al. The Quadrature LC Oscillator: A Complete Portrait Based on Injection Locking , 2007, IEEE Journal of Solid-State Circuits.
[2] S.L.J. Gierkink,et al. Low-Spur, Low-Phase-Noise Clock Multiplier Based on a Combination of PLL and Recirculating DLL With Dual-Pulse Ring Oscillator and Self-Correcting Charge Pump , 2008, IEEE Journal of Solid-State Circuits.
[3] Yves Rolain,et al. A 57-to-66GHz quadrature PLL in 45nm digital CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[4] S. Gambini,et al. A 90 nm CMOS Low-Power 60 GHz Transceiver With Integrated Baseband Circuitry , 2009, IEEE Journal of Solid-State Circuits.
[5] Kenichi Okada. A 60GHz 16QAM/8PSK/QPSK/BPSK direct-conversion transceiver , 2011, 2011 International SoC Design Conference.
[6] Win Chaivipas,et al. A 60-GHz 16QAM/8PSK/QPSK/BPSK Direct-Conversion Transceiver for IEEE802.15.3c , 2011, IEEE Journal of Solid-State Circuits.
[7] Enrico Monaco,et al. A Low-Noise Quadrature VCO Based on Magnetically Coupled Resonators and a Wideband Frequency Divider at Millimeter Waves , 2011, IEEE Journal of Solid-State Circuits.
[8] Steven Thijs,et al. A low-power 57-to-66GHz transceiver in 40nm LP CMOS with −17dB EVM at 7Gb/s , 2012, 2012 IEEE International Solid-State Circuits Conference.
[9] Win Chaivipas,et al. A 60GHz 16QAM/8PSK/QPSK/BPSK direct-conversion transceiver for IEEE 802.15.3c , 2011, 2011 IEEE International Solid-State Circuits Conference.