Dictionary machines.are taken as an example to demonstrate the implications the choice of the VLSI hardware model has on the design and analysis of algorithms and special purpose architectures. A systolic search tree and a two-dimensional systolic array are used to implement the dictionary machine. If the wire lengths only affect the area, the systolic search tree suggests itself as an efficient realization of a dictionary machine having constant period, linear areS, and logarithmic execution time for the operations SEARCH, INSERT, DELETE, and XMIN. But as soon as the wire delay is assumed to grow linearly with the wire length, the systolic search tree performs worse than thetuwqdimensional systolic array having constant period, linear area, and execution time proportional to the square root of the capacity of the dictionary machine. Index Terms -Algorithms for VLSI, dictionary machine, systolic array, systolic search tree,, VLSI complexity, VLSI hardware models.
[1]
Lynn Conway,et al.
Introduction to VLSI systems
,
1978
.
[2]
Bernard Chazelle,et al.
Census functions: An approach to VLSI upper bounds
,
1981,
22nd Annual Symposium on Foundations of Computer Science (sfcs 1981).
[3]
C. Thomborson,et al.
Area-time complexity for VLSI
,
1979,
STOC.
[4]
Arnold L. Rosenberg,et al.
A Dictionary Machine (for VLSI)
,
1982,
IEEE Transactions on Computers.
[5]
Lawrence Snyder,et al.
Bounds on minimax edge length for complete binary trees
,
1981,
STOC '81.
[6]
Charles E. Leiserson.
Systolic Priority Queues
,
1979
.
[7]
H. T. Kung,et al.
The Area-Time Complexity of Binary Multiplication
,
1981,
JACM.
[8]
H. T. Kung,et al.
The Design of Special-Purpose VLSI Chips
,
1980,
Computer.
[9]
Franco P. Preparata,et al.
A Critique and an Appraisal of VLSI Models of Computation.
,
1981
.