A fail-safe ESD protection circuit with 230 fF linear capacitance for high-speed/high-precision 0.18 /spl mu/m CMOS I/O application

Integration of RF/analog and digital circuitry imposes great challenges on Electro-Static-Discharge (ESD) circuit design. Substrate noise coupling through parasitic ESD capacitance degrades the RF/analog input signal, due to both ESD capacitance value and its non-linearity. This paper presents a new 4 kV fail-safe ESD structure, which uses a forward-biased diode to isolate the high capacitance node and uses both N/P junctions and P/N junctions to compensate voltage dependent capacitance. A 230 fF, linear ESD capacitance is achieved without sacrificing the protection capability. This ESD structure uses substrate pumping and sequential booting to trigger as an effective clamp. It also represents total protection including a CDM clamp.

[1]  S. Ramaswamy,et al.  Modeling MOS snapback and parasitic bipolar action for circuit-level ESD and high current simulations , 1996, Proceedings of International Reliability Physics Symposium.

[2]  R.W. Dutton,et al.  Gate bias induced heating effect and implications for the design of deep submicron ESD protection , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[3]  C. Duvvury,et al.  Substrate pump NMOS for ESD protection applications , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[4]  Kaustav Banerjee,et al.  Non-uniform bipolar conduction in single finger NMOS transistors and implications for deep submicron ESD design , 2001, 2001 IEEE International Reliability Physics Symposium Proceedings. 39th Annual (Cat. No.00CH37167).

[5]  S. Ramaswamy,et al.  Modeling MOS snapback and parasitic bipolar action for circuit-level ESD and high-current simulations , 1997 .

[6]  Kaustav Banerjee,et al.  Analysis and design of distributed ESD protection circuits for high-speed mixed-signal and RF ICs , 2002 .

[7]  Mi-Chang Chang,et al.  High voltage tolerant ESD design for analog applications in deep submicron CMOS technologies , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).